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Abstract
The study of the human brain has for long fascinated mankind. This organ that controls
all cognitive processes and physical actions remains, to this day, among the least under-
stood biological systems. Several billions of neurons form intricate interconnected networks
communicating information through through complex electrochemical activities. Electrode
arrays, such as for EEG, ECoG, and MEAs (microelectrode arrays), have enabled the obser-
vation of neural activity through recording of these electrical signals for both investigative
and clinical applications. Although MEAs are widely considered the most invasive such
method for recording, they do however provide highest resolution (both spatially and tem-
porally).
Due to close proximity, each microelectrode can pick up spiking activity from multiple neu-
rons. This thesis focuses on the design and implementation of novel circuits and systems
suitable for high channel count implantable neural interfaces. Implantability poses strin-
gent requirements on the design, such as ultra-low power, small silicon footprint, reduced
communication bandwidth and high efficiency to avoid information loss. The information
extraction chain typically involves signal amplification and conditioning, spike detection,
and spike sorting to determine the spatial and time firing pattern of each neuron.
This thesis first provides a background to the origin and basic electrophysiology of these
biopotential signals followed by a thorough review of the relevant state-of-the circuits and
systems for facilitating the neural interface.
Within this context, novel front-end circuits are presented for achieving resource-constrained
biopotential amplification whilst additionally considering the signal dynamics and realis-
tic requirements for effective classification. Specifically, it is shown how a band-limited
biopotential amplifier can reduce power requirements without compromising detectability.
Furthermore through the development of a novel automatic gain control for neural spike
recording, the dynamic range of the signal in subsequent processing blocks can be main-
tained in multichannel systems. This is particularly effective if now considering systems that
no longer requiring independent tuning of amplification gains for each individual channel.
This also alleviates the common requirement to over-spec the resolution in data conversion
therefore saving power, area and data capacity.
2Dealing with basic spike detection and feature extraction, a novel circuit for maxima detec-
tion is presented for identifying and signalling the onset of spike peaks and troughs. This
is then combined with a novel non-linear energy operator (NEO) preprocessor and applied
to spike detection. This again contributes to the general theme of achieving a calibration-
free multi-channel system that is signal-driven and adaptive. Another original contribution
herein includes a spike rate encoder circuit suitable for applications that are not are not
affected by providing multi-unit responses.
Finally, spike sorting (feature extraction and clustering) is examined. A new method for
feature extraction is proposed based on utilising the extrema of the first and second deriva-
tives of the signal. It is shown that this provides an extremely resource-efficient metric than
can achieve noise immunity than other methods of comparable complexity. Furthermore,
a novel unsupervised clustering method is proposed which adaptively determines the num-
ber of clusters and assigns incoming spikes to appropriate cluster on-the-fly. In addition
to high accuracy achieved by the combination of these methods for spike sorting, a major
advantage is their low-computational complexity that renders them readily implementable
in low-power hardware.
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Introduction
1.1 Motivation Neuroprosthetics
Next-generation neural interfaces will provide a strong investigative tool for neuroscience
research, in the effort of understanding how information is represented in the nervous sys-
tem. The nervous system can be considered as a control system with the central nervous
system (CNS), brain and spinal cord, serving as a regulatory mechanism and the peripheral
nervous system (afferent and efferent) as an information flow pathway. In this context,
a specialised neural interface can provide artificial neural rehabilitation by bypassing for
example, a dysfunctional element in the signalling pathway. A targeted neural interface can
be used for therapeutic purposes, for example to aid individuals with severe motor disabili-
ties regain their independence by enabling them to effectively control facilitative appliances,
such as computers, speech synthesizers, or neural prosthesis [1], by feeding back electrical
signals into the nervous system.
Statistics on patient populations in need of assistive devices constitute a strong argument for
the clinical need of a Brain Machine Interface (BMI) to assist during and after rehabilitation.
According to data collected from the Model Spinal Cord Injury Systems (MSCIS) over a
period of 30 years from 1973 to 2003, 30,532 individuals were admitted with traumatic
spinal cord injury in the USA [2]. The demographics of people undergoing an upper or
lower limb amputation are even more dramatic; 185,000 yearly estimating a total number
of amputees for 2005 being 1.6 million persons and this is expecting to rise to 3.6 million
by 2050 mainly due to the increase of diabetes incidence [3]. Moreover, 1 million patients
were hospitalised for stroke between 1999 and 2009 [4]. Finally, peripheral neuropathy is a
4
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disease damaging the peripheral nervous system of million of Americans every year [5]. A
neural interface can bypass elements of a degenerated nervous system ultimately to restore
mobility and/or sensation.
1.2 Research Objectives
This research is aimed at developing scalable channel architectures (i.e. architectures read-
ily replicated to form high-channel count interfaces) for processing single neuron activity
recorded by microelectrode arrays implanted in the primate motor cortex [6]. For each pro-
posed channel architecture (depending on the level of on-chip processing), firstly the design
decisions are considered through exhaustive algorithmic simulations and then the circuits
and systems for ultra low-power analogue hardware implementation are presented.
High density micro electrode arrays are now commercially-available (e.g. Cybernetics, Neu-
ronexus, etc) and together with integrated microelectronics are presenting new opportunities
for tapping into the nervous system. Such systems are currently able to monitor tens to
hundreds of channels and soon will be extending to thousands. This thesis aims to develop
technology (circuits and algorithms) to interface electrodes recording from large neuronal
populations (multi-site recording spanning millimetres in the brain [7, 8]). This will enable
the understanding of neuronal interactions in the mammalian brain [9].
Towards the goal of multi-channel recording neural interfaces, this work intends to provide
insight to the following questions:
• At what level should neural data be represented for communication via a biotelemetry
link to maximise channel count and utility, under constraints of hardware efficiency?
• How can the dynamics of a neural signal (i.e. amplitude and frequency profile) be
exploited such that to optimise power efficiency and reduce hardware complexity?
• What features of a neural spike can be used for effective spike sorting that is hardware
efficient?
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1.3 Overview
This section provides a concise and brief, single paragraph introduction to the material
covered in each of the following chapters.
1.3.1 Fundamentals to Neural Prosthetics
Chapter 2 introduces the basics of neurophysiology for a non-expert. This background is
presented with focusing on the neuron structure and the organisation of the motor cortex.
The mechanisms at cell level that rule the instigation and propagation of the action poten-
tials are analysed. The attributes (origin, amplitude, frequency) of all the signals that are
present in intracortical recordings are defined. A brief overview in given of how informa-
tion on muscle movement is encoded in the motor cortex. Finally, a review of functional
neuroimaging methods that can be used to observe activity in the central nervous sys-
tem is presented with emphasis on implantable microelectrode arrays (operating principles,
electrode model, noise sources and materials).
1.3.2 State-of-the-Art Neural Interfaces
Chapter 3 reviews algorithms, circuits and systems used in neural interfaces designed specif-
ically for intracortical recordings. Implantability poses stringent restrictions to the design.
The main requirements are ultra-low power, small silicon footprint, reduced communica-
tion bandwidth and highly efficient implementations to ensure minimal loss of information.
The information extraction chain is signal amplification and conditioning, spike detection,
and spike sorting to determine the spatial and time firing pattern of each neuron. In this
chapter, the algorithms and circuits comprising the neural interfaces building blocks, as
reported in literature, are analysed and compared.
1.3.3 System Design Considerations and Implementation of Channel Ar-
chitectures for Raw Data Transmission
In Chapter 4, the systematic design decisions and trade-offs are considered for hardware
efficient multi-channel neural interfaces. More specifically, it is examined how the level
of on-chip processing influences the quality of communicated information. Each of these
transmission schemes determines the number of implementable channels given a limited
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communication bandwidth. Moreover, the front-end, focusing on the neural amplifier is
optimised. After setting the limits to the amplifier settings (gain, input capacitance, input
referred noise, OTA structure), we consider the inherent trade-offs in the amplifier design.
We explore various calibration schemes to set the amplifier parameters and present the
implementation of an on-chip calibrated automatic gain control (ACG) amplifier. This
leads this work towards the ultimate vision of an autonomous, high channel-count system
for neural monitoring.
1.3.4 Algorithms and Channel Architectures for Transmission of Spike
Detection Events and Spike Waveforms
In Chapter 5, the channel architecture of two information schemes (i.e. transmission of:
(1) spike intervals and (2) spike waveforms) is optimised. An exhaustive investigation is
performed on how various statistical methods used to set the detection threshold, spike
enhancing operators that are implementable in low-power hardware and signal bandwidth
affect spike detection efficiency. Moreover, a novel spike detection algorithm is proposed
and its implementation in analogue hardware in presented. Finally, a charge-mode circuit
is presented that encodes the spike firing rate into a voltage level. This circuit can be used
both after spike detection to count the number of spike events and also to enhance the
performance of the proposed spike detector.
1.3.5 Hardware Efficient Algorithms for Transmission of Spike Features
and Spike Sorted Data
Chapter 6 presents hardware-efficient algorithms for spike sorting (i.e. feature extraction
and clustering). A derivative-based feature extraction method is proposed to translate the
captured spike waveforms into a low-dimensionality space. This method achieves high ac-
curacy and good noise immunity compared to other derivative-based and state-of-the art
methods. The design parameters for its on-chip implementation, such as ADC specifica-
tions, bandwidth requirements and SNR limits, are considered. Secondly, a novel adaptive
clustering method yielding high classification accuracy is proposed. The most important
aspect of this algorithm is that it can operate blindly (i.e. without any off-line training),
effectively determining the number of clusters and assigning incoming spikes to each.
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1.3.6 Appendices
In Appendix A, the set-up used to measure circuits presented in Chapter 4 is describe
illustratively.
In Appendix B, the extensive tables with spike detection optimisation results (for various
threshold setting methods and enhancing operators as described in Chapter 5) are pre-
sented.
Appendix C is a list of the scientific publications that I have contributed in.
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Chapter 2
Fundamentals to Neural
Prosthetics
2.1 Introduction
Neural interfaces are designed to tap directly into the nervous system to obtain sensory or
command and control signals (recording path) and/or to influence processing within the
central nervous systems by activating specific outgoing neural signals (stimulation path)
[1]. The research presented in this thesis focuses on the motor recording pathway. To set
a frame for the work we have done, we must have a fundamental understanding of brain
physiology (anatomical and functional), neural signal dynamics and correlation between
these signals and physical movement.
Depending on the functional neuroimaging method (i.e. EEG, ECoG, microelectrode array)
used, the level of resolution (spatial and temporal) and invasiveness (thus portability and
risk for the patient) varies. Implantable microelectrode arrrays provide a “close view” to
the operation of the motor cortex. Despite the advantages of these arrays, because they are
fairly new technology (compared for example to EEG), many challenges have yet to be over-
come before chronic implantation in human subjects. The first step towards acquiring single
neural activity from the brain and successful control of facilitative devices is comprehensive
modelling of microelectrodes (electrochemical properties, suitable materials for biocompata-
bility and circuit intergation, and inherent additive noise to the recordings).
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2.2 Neuroanatomy and Neurophysiology
In this section, the basics of neurophysiology are presented with emphasis on the neural
cell structure (Section 2.2.1.1) and properties (Section 2.2.1.2), the mechanisms that insti-
gate action potentials (Section 2.2.1.3), and the anatomical (Section 2.2.2.1) and functional
(Section 2.2.2.2) organisation of the motor cortex.
2.2.1 Neural Cells
2.2.1.1 Physiology
The neural cell or most commonly known as the neuron, is the basic building block of the
intricate neural networks forming the brain. The diagram of a typical neuron is shown in
Fig. 2.1. Numerous fibres, the dendrites, branch away from the cell body (soma). Only one
fibre is the axon, which in turn can branch out to further fibres [2].
Figure 2.1: Anatomical diagram of the neuron (extracted from [3]).
Axon
Morphologically the axon is composed of intermittent myelin sheaths. The nodes of Ranvier
are the unmyelinated areas between the sheaths [4]. The main function of the axon is
information propagation, both in the form of action potentials (Section 2.2.1.3) and chemical
substances through the synaptic terminals [2].
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Dendrites
Dendrites extend from the cell body and serve to increase the number of information re-
ceptors (synapses) of the neuron. More specifically, in the cerebral cortex neurons have
thousands of small extensions, called dendritic spines. Each spine forms a synapses be-
tween the cell body and the axon of another neuron [2].
Synapses
Synapses are the fundamental mechanism that facilitates intra-cellular communication.
Electrical synapses form bridges, called bridged junctions or gap junction, interconnecting
the cytoplasm between presynaptic and postsynaptic cells. The ionic current conduction
can be bi-directional and is only limited by the speed of electrical transmission [4]. The
ionic current transferred between cells don’t contribute directly to the extracellular field,
but indirectly by influencing neuronal excitability [5].
2.2.1.2 Properties of Neural Cells
Neural cells, along with cardiac pacemaker and muscle cells, belong to a class of cells termed
excitable. Excitation can be the result of an external stimulus or the cyclic process of the
cell itself. Common to all excitable cells is the existence of ion channels that renders their
membrane selectively permeable to certain ions and keeps out others. The ions channels
have two states: open and closed [6].
Membrane [6]
The structure of the neuron membrane is essentially the same as that of other cell types in
the body. Phosphoglycerides form a double lipid layer (thickness between 5 and 8 nm). The
phosphoglycerides heads (phosphoric acids) and tails (long fatty acids) are hydrophilic and
hydrophobic respectively, hence constituting the double layer with the heads in contact with
the extracellular (outside the cell membrane) and extracellular (inside the cell membrane)
fluid. Proteins cross the membrane throughout (proteins in contact with both extracellular
and intracellular fluid) or partially. These proteins, called transmembrane proteins, are
passively or actively participating in the excitation process. They can be further classified
into ion transporters and ion channels.
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Ion Channels
In 1952, Hodgkin and Huxley through in vivo experiments on a squid giant nerve fibre
introduced a statistical description (Eq. 2.1) that describes the opening and closing of ion
channels [7], thus mathematically defining the action potential propagation along the nerve
fibres.
I = CM · dV
dt
+ gKn
4 · (V − VK) + gNam3h · (V − VNa) + gt(V − Vt) (2.1)
where I is the total neuron membrane current per unit area, CM is the membrane capac-
itance per unit area, gK , gNa and gt are the conductances per unit area due to leakage
current induced by potassium, sodium and other ions respectively, VNa, VK and Vt are the
resting potential displacements due to same ionic flows, and n, m and h are dimensionless
factors (between 0 and 1) associated with potassium channel activation, sodium channel
activation and sodium channel inactivation respectively.
The Hodgkin and Huxley model’s electrical properties are illustrated in Fig. 2.2. Significant
contribution to the further development and verification of the Hodgkin-Huxley model was
the voltage clamp technique that enables the measurement of current across the membrane
while maintaining a constant membrane potential chosen by the researcher [8].
ItIKINa
RNa
ENa
RK
EK
Rt
Et
CM
Extracellular space
Intracellular space
Itotal
Figure 2.2: Electrical model of neural cell (conductances are time variable).
The membrane permeability is selectivity and voltage controlled due to structure of ion
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channels. Except from electrical (voltage across the membrane), the cell excitation can be
activated by heat or mechanical deformation [6].
Ion Transporters [6]
These are further divided into pumps and exchangers. Their role is to transport specific ions
against their electrochemical gradients with goal to reach or maintain a steady state. This
process consumes energy acquired either from adenosine tri-phosphate (ATP) hydrolysis or
from the electrochemical gradients of co-transported ions and molecules. The most known
transporter is the Na-K pump. The energy required for the Na-K pump (obtained from ATP
hydrolysis) accounts approximately for 30% of the total brain energy consumption.
2.2.1.3 Action Potential
Action potentials, also called spikes or impulses, are transient rapid changes in neuron mem-
brane potential, with duration of approximately 1 ms. An spike has four discrete phases:
the resting state, the depolarisation phase, the repolarisation phase and the undershoot as
illustrated in Fig. 2.3.
Resting State Resting State
Action
potential
stimulus
Refractory 
period
D
ep
ol
ar
isa
tio
n
Repolarisation
~ 1ms
Figure 2.3: Typical waveform of action potential showing distinct phases (resting state,
depolarisation, repolarisation, refractory period).
Resting State
During resting phase, the intracellular space is negatively charged while the extracellular
positively. The resting potential, when measured with intracellular electrodes varies be-
tween -40 and -70mV. This value results from the concentration of positive (cations) and
negatively (anios) charged ions. The space inside the cell is mainly dominated by sodium
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(Na+) and chloride (Cl−), while outside the cell by potassium (K+) and organic anios (A−).
The membrane resting potential is mathematically described by the Nerst equation (Eq. 2.2)
[4].
E =
RT
ZT
· lnC2
C1
(2.2)
where E is the membrane resting potential, R the universal gas constant, T the absolute
temperature, Z the ions valence, F the Faraday constant, and C2 and C1 the ion concen-
tration outside and inside of the membrane respectively.
In order for the resting potential to remain constant, a perfect balance must be maintained
between ionic influx and eﬄux. However, Na+ leaks outside into the cell and K− outside
the cell through the open channels in the membrane. Active pumps assume the role to
maintain the equilibrium between the two cations.
Active States
During the action potential, the membrane permeabilities to Na+ and K+ change signifi-
cantly. The gate states, open or closed, are the determining factors of the spike phenomenon.
At the depolarising phase of the action potential, the Na+ gates open, thus increasing the
membrane permeability to Na+ several hundred times. Hence, the cell is getting positively
charged because of the incoming Na+ ions [4].
Action potentials are initiated only when the membrane depolarises past a certain threshold
potential. If the initial depolarisation is smaller than the threshold value, it is not possi-
ble to initiate an action potential [9] and the membrane potential returns to its resting
value as soon as the excitation factor is removed. This phenomenon is responsible for the
characterisation of the action potential as an ”all or nothing” event.
After each action potential a period intervenes when no action potential can be induced
regardless the intensity of the stimulus [2]. This period is called the refractory period and
it poses a limit to the maximum spiking rate.
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2.2.2 Primary Somatosensory and Motor Cortex
The cerebral cortex is located at the outer surface of the brain. It consists of fissures
(suldi) and folds (gyri). The 10-30 billions of neurons comprising the cortex (organised in
an approximate area of 520-1040 cm2) [10], are responsible for sensory input recognition
and processing, memory, decision making, and creation of motor output commands. The
neocortex (about 90% of the cortex) is divided into areas for visual, auditory and somatic
sensory information processing (primary somatosensory areas) and areas for motor control
output generation (primary motor areas).
The mapping of the cortex into areas with specific functionality started in the beginning
of the 20th century. The combined efforts of Sherrington, Cambell and Brodmann, by
observing histological differences and inducing motor activity with localised brain stimu-
lation, yielded the cortex model [10]. A topographic map of the primary motor cortex
and its regions (linked to different parts of the human musculatory system) is shown in
Fig. 2.4.
This thesis aims to develop neural implants directly embedded in the cortex. Recording
and processing the electrical signals associated with motor neural activity enables the ef-
fective control of motor prostheses. The motor cortex structural (anatomy) and functional
(association with movement) organisation will dictate the location of these implants and
the signal processing for decoding neuronal activity.
2.2.2.1 Structure of Cerebral Cortex
Gross Anatomy
The four major lobes of the motor cortex are are: frontal, parietal, occipital and temporal.
The central sulcus, as illustrated in Fig. 2.4(A), is the boundary between frontal and parietal
lobes and marks the location of the primary motor (M1) and somatosensory (S1) cortices.
S1 extends from the right boundary of the central sulcus and its organisation (correlation
between body and body area) is a mirror of the M1 organisation (Fig. 2.4(B)) [10].
Overall the cerebral cortex is organised into seven regions, known as Brodmann’s areas, is
illustrated in Fig. 2.5. S1 is spread over areas 1, 2 and 3. A secondary motor region, called
supplementary motor area (SMA), is located on the medial surface of the frontal lobe in
area 6. The premotor area (PMA), also located in area 6 (directly in front of the area 4),
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Figure 2.4: Topographic map of the body musculature in the primary cortex. (A) Location
of the primary motor cortex in the precentral gyrus. (B) Somatotopic organisation of the
motor cortex. (C) Body musculature representation in the motor cortex (colour association).
(extracted from [11]).
consists of neurons projecting to M1 [4].
Cell Types and Classification
The two basic neuron types found in the neocortex are the spiny (excitatory) and non-spiny
(inhibitory) neurons. Spiny neurons can be further divided into pyramidal and granular neu-
rons [10]. Pyramidal neurons (about 75% of cortical neurons) are expanding beyond cortical
and subcortical targets to form the efferent pathway connecting the brain with muscle fibres
and gland cells. This connection is establish synaptically by the neuron fibers.
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Figure 2.5: Locations of the cortical regions involved in voluntary motor control (extracted
from [12]).
Morphologically, motor neurons are characterised by large body cells (the largest among
all neuron in human physiology), very long myelinated axons and extensive dentritic trees.
The axons travel in groups from the spinal cord or brain stem to the muscles (skeletal,
smooth and glands) [2]. The afferent pathway communicating sensory information back to
the central nervous system is comprised by the sensory neurons.
Cell shape and pharmacology, cell body and synapses location are the criteria used for
neocortex cell classification. The neocortex gray matter is divided into six layers (each with
thickness between 2 and 4 mm) that are comprised form different cell types and densities
(most high-packed is the S1). Each layer has a distinct functionality and the different roles
are assigned event to the same cell type. For example, pyramidal cells in layer 2 expand
to subcortical areas and those in layer 6 to the thalamus. Sensory information is primarily
fed-back to layer 4 [10].
2.2.2.2 Function of Motor Cortex
This Section describes the association between voluntary movement and activity in the mo-
tor cortex. Volitional movement is defined as a movement that results from a conscious
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decision. The cortex regions that are involved in the execution of such a movement are
the dorsolateral frontal cortex (identification of the movement purpose), the primary motor
area (organised of motor plan), supplementary motor area (performance of more intricate
movements) and primary motor cortex (final stage of cortical processing chain). The pri-
mary motor area (PMA) and supplementary motor area (SMA) are called supramotor areas
[13, 14].
Primary Motor Cortex
Despite the ambiguity about the exact functional organisation of the cortex, the corti-
cospinal tract has been deciphered. This is the main descending (efferent) pathway carrying
information from the motor cortex to the motor regions of the spinal cord. M1 contributes
the largest number of axons of this track and in primates there has been established direct
physical connection between the M1 generated signals and spinal cord generated muscle
contractions [10].
Studies involving stimulation and recording have been carried out to explore the motor
functions encoding in the cortex. Sequences of movements (e.g. bilateral arm movement)
are encoded in firing neuron patterns in the primary motor cortex. More specifically the
primary motor cortex encodes the preparation, the force, the direction [15], the speed and
the extend of each movement. These sequences are in turn encoded in the alpha motor
neurons in the spinal cord into individual muscle fibres contractions [13].
The aforementioned general encoding principals are the result of rigorous experiments on
mammals, from rats [16], to primates [17, 18], and more recently humans [19]. In the
latter case, a tetraplegic individual was able to effectively control a neuro-prosthetic device
through the signals recorded by a microelectrode arrray (Utah array) implanted in the
primary motor cortex.
Primary Somatosensory Cortex
S1 is responsible for processing information from the mechanoreceptors in the skin (areas
1 and 3b), muscle (area 3a) and joints (area 2). Through this processing a sense of touch,
position and movement is generated. This thesis is not concerned with the afferent pathway,
but it should be take into account that additional sensory information (e.g. vision) can
enhance the robustness of motor control [10]. For example, visual information on the
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location of a limb improves the accuracy of patients movements. These patients are deprived
of limb proprioception due to advanced sensory neuropathy [20].
Supplementary Motor Area
Studies have established a hierarchical relationship between M1 and SMA. More specifically,
PET imaging has revealed an increased blood flow in the SMA prior to the M1 when the
subject was instructed to perform a complex task. The SMA increased activity was even
more evident when the subject was instructed to imagine a task [14]. This results indicate
that the SMA is involved in the advance planning of movements [4]. Moreover, other studies
suggest that the SMA participates in the planning of bilateral movements (i.e. movements
involving both sides of the body) [4, 14, 13].
2.3 Central Nervous System Recordings
The resolution (spatial and temporal) and level of invasiveness in recording neural inter-
faces is determined by the recording modality (i.e. EEG, ECoG, intracortical recording)
[21]. Intracortical recording refers to invasively recording extracellular electric activity with
microelectrode arrays (MEAs). Three categories of recording arrays (from EEG to MEAs)
are illustrated in Fig. 2.6.
Invasiveness
Resolution
EEG ECoG MEA
Figure 2.6: Invasiveness and resolution of recording arrays (adapted from [22, 23, 24]).
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Electroencephalography (EEG) measures the biopotentials present at the scalp. These
biopotentials represent the electric charge of thousands to millions of neurons [25]. Elec-
trocorticography (ECoG), or otherwise known as intracranial EEG (iEEG), measures the
electrical activity of the cortex by applying an electrode mesh directly in contact with it.
This grid picks up the activity from hundreds to thousands of neurons [26]. Multi-electrode
arrays (MEAs), or microelectrode arrays, are highly invasive (implanted in the motor cor-
tex) and each electrode records from maximum five to ten neurons [27, 28]. The spatial
resolution of MEAs can be increased by increasing the number of recording channels.
2.3.1 Recorded Signals and Resolution
Three types of signal can be recorded: single-unit activity (SUA), multi-unit activity
(MUA), and local field potentials (LFPs) [29]. SUA and MUA are only “visible” when
MEAs are used.
2.3.1.1 Single-Unit Activity
The action potential mechanism presented in Section 2.2.1.3 (rapid Na+ spike) generates
a strong current. This spike can be detected by an electrode as single unit activity [5]. It
can be modelled as a dipole [30]. Eq. 6.1 describes the potential generated by a dipole of
charge −→p at location −→r from the centre of the dipole.
V (−→r ) =
−→p −→r
4pi0r3
=
pr · cosθ
4pi0r3
(2.3)
Where p is the dipole operator, r is the electrode-to-neuron-distance, cosθ the cosine of the
angle between the two vectors−→p and−→r , and 0 the dielectric constant. This dipole is formed
by the extracellular current balancing the influx of Na+ cations from the neuronal extracel-
lular to the intracellular space [5], thus maintaining equilibrium at the membrane.
The extracellular potentials generated by a spiking pyramidal cell and measured at different
locations in it’s vicinity are illustrated in Fig. 2.7. It can be observed that the orientation of
the electrode relative to the spiking neuron changes the spike shape and its distance reduces
the amplitude of the spikes. The amplitude of the recorded spikes (in a radius of 100µm
[31]) varies between 25µV and 1 mV and their frequency content between 300 Hz and 5 kHz
[32].
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2.3.1.2 Multi-Unit Activity
MUA reflects the weighted sum of the extracellular action potentials generated within a
radius of 140 to 300µm from the electrode. The value of the radius is affected by the
electrical properties of the recording site and the electrode [33]. Because the frequency
content of MUA is the same as SUA, they cannot be eliminated from the recording by
filtering. Therefore, they can be considered as a systematic noise source that will be referred
to as background activity noise in the scope of this thesis. Another additive noise source is
the Johnson noise present at the electrode [34].
A>0.05
A>0.1
A>0.2
100μm
A>0.5
Figure 2.7: Variation in the observed extracellular action potential profile with spatial
position. Shown is an example in the vicinity of a spiking pyramidal cell. Adapted from
[5]. Dotted lines illustrate the regions of relative spike amplitudes larger than 0.5 (black),
0.2 (red), 0.1 (green) and 0.05 (blue) (adapted from [5]).
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2.3.1.3 Local Field Potential and Far-Field Recordings
The superimposed field of all ionic processes creates the local field potentials. These signals
can be recorded by a variety of recording modalities (EEG, ECoG, microelectode arrays)
but are referred to as LFPs only in the case of intracortical recording.
Any excitable membrane (spine, dendrite, soma, axon) contributes to the creation of LFPs.
However, synaptic activity is the most important source of extracellular current flow [5].
In the near field (approximately 100-200µm), this superimposed field can be modelled as
spherical volume conductors, that generate the electric field described in Eq. 2.4 [34].
Φ(−→r ) = − 1
4piσ
∫
V
∇−→J (−→r )
|(−→r )− (−→r′ )
· d3r (2.4)
where
−→
J is the current sources and sinks distribution, σ is the medium conductivity, d is
the diameter of the spherical volume conductor and −→r is the distance between the centre
of the sphere and the electrode.
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Local Field Potentials from Human Cortical Tissue
Figure 2.8: Local field potentials recorded extracellularly in human cortical tissue [35].
In Fig. 2.8 LFPs recorded extracellularly in human cortical tissue are shown. The frequency
content of the recorded spikes varies 0.5 and 300 Hz and their amplitude between 50µV and
3 mV [32]. To derive the LFPs from an intracortical recording, the signal must be low-pass
filtered at 300 Hz [33].
Fundamentals to Neural Prosthetics 25
2.3.1.4 Comparison of Recording Methods
In this section, the aforementioned recording modalities (EEG, ECoG and MEAs) are com-
pared. This comparison is presented in Table 2.1, where the recording methods specifications
(recorded activity, temporal and spatial resolution, potential risk to subject, portability and
characteristics of recorded signals) are accumulated.
Table 2.1: Recording modalities (EEG, ECoG and MEAs) specifications summary, focusing
on the recordings signals attributes for each [29, 36, 37, 38].
Recording Activity Amplitude Bandwidth Temporal Spatial Risk
method measured (mVpp) (Hz - kHz) resolution resolution
EEG LFPs 1-10 0.001 - 200 ∼50 ms ∼10 mm Non-
Invasive
ECoG LFPs 50-100 0.001 - 200 ∼3 ms ∼1 mm Minimally
Invasive
MEAs
LPFs 0.5 - 5 0.001 - 200
<0.1 ms
∼0.5 mm
InvasiveMUA ∼0.01 100 - 10 ∼0.1 mm
SUA 0.05-0.5 100 - 10 ∼0.05 mm
2.3.2 Micro-Electrode Arrrays
Even though, the implantability and invasiveness of MEAs add to the difficulty of the design
of the corresponding neural interfaces, we have chosen this approach because of the high
resolution it achieves. As the only method that records single neuron activity, MEAs enable
precise control of external devices [39]. The challenges and trade-offs will be discussed with
detail in Chapter 4.
2.3.2.1 Operating Principles [39]
A recording microelectrode is able to detect the electrical activity generated by its proximal
neurons by converting the ionic currents in the extracellular space into an electronic current
that can be amplified and processed by the subsequent circuits. Detailed review of this
circuits is presented in Chapter 3.
The extracellular fluid is an electrolyte to the metal of the microelectrode. When the
microelectrode is immersed to the extracellular space, an electrochemical equilibrium is
reached by the exertion of thermodynamical forces. Polarisable metals (e.g. platinum
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and tungsten) do not undergo oxidation. For non-polisable metals react to the electrolyte
according to Eq. 2.5 (oxidation process).
M ⇐⇒ Mn+ + ne− (2.5)
where M is the metal and n is the valence.
When the equilibrium between metal and electrolyte is reached (i.e. no currents flow in the
electrochemical cell), an electrical potential is present across the interface. This potential,
termed the half-cell potential (HCP), is characteristic of the metal of the microelectrode. At
equilibrium the metal is coated by a molecular layer of water. The coating layer, acting as
a dielectric, due to its thinness displays a large capacitance adding to the total capacitance
of the interface. Polarisable metals create a predominately capacitative interface.
2.3.2.2 Microelectrode Model
Understanding how the electrode characteristics shape the action potential and contribute
to the environment noise, is essential to the design of the neural amplifier (input impedance
and input referred noise). Various models have been presented to model the electrode-tissue
interface in MEAs brain recordings ([40, 41, 38]). A basic electrode-tissue interface model is
shown in Fig. 2.9. This is a 3-component model, where Re and Ce represent the resistance
and capacitance associated with the water coating and Rsp the geometric spread resistance
[39].
Re
Rsp
Ce
Figure 2.9: First approximation 3-component model for the electrode tissue interface (Re
and Ce represent the resistance and capacitance associated with the water coating and Rsp
the geometric spread resistance) [39].
The comprehensive model (integrating extracellular fluid resistance and neuron membrane
impedance with electrode impedance) we are presenting herein has been adopted from the
highly referenced [42, 43]. This model uses three compartments (illustrated in Fig. 2.10)
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to represent: the neuron cell membrane (with resistance Rm and capacitance Cm), the
extracellular tissue, and the electrode (with angle impedance ZCPA).
ARTICLE IN PRESS
2. Point-contact model
The point-contact model which is reviewed in this section is
depicted in Fig. 1, as a system resulting of an adaptation from
several publication sources, where VM is the electrical potential in
the cell, VI is the voltage at the cell–electrode interface with
respect to ground, and VS is the potential which is sensed by the
amplification stage. Ground is located at a sufficiently large
distance from the electrode array. This model has been widely
used to describe the electrical behavior of the cell–electrode
environment [5,12,27,34]. The assumption that the electrical
potential across the cytoplasm and the bath solution is constant
is made [34]. In the case of extracellular stimulation, this
assumption may no longer be valid due to the large current
values issued from the electrodes.
2.1. Model of the cell membrane
As opposed to the Hodgkin–Huxley model [18], a passive
membrane is assumed. This means that no active properties of the
membrane are modeled. Thus as depicted in Fig. 1, the equivalent
circuit of the attached membrane consists of a resistance RM in
parallel with a capacitance CM defined as
Rm ¼ 1gmemAce ð1Þ
Cm ¼ cmemAce ð2Þ
where Ace is the area of the attached membrane, gmem=0.3mS/cm
2
is the local membrane conductivity [6], and cmem=1mF/cm2 is the
membrane capacity per unit area. In this paper, a cell with a
diameter of 10mm is considered for numerical derivations. This
size is typical for vertebrate neurons, such as dissociated
hippocampal rat neural cells, used in electrophysiological experi-
ments [28].
2.2. Model of the cell–electrode interface
The electrical equivalent circuit of the cell–electrode junction
is depic ed in Fig. 1. It includes thre resistances RS1, RS2, and RS3,
which represent the resistance between the electrode and the
counter electrode, and a cell membrane-electrolyte interface
capacitance Chd.
When no cell lies on top of the electrode, the resistance
between the electrode and the counter electrode is described as
RS ¼ RS1þRS2þRS3 ¼ Rspread ð3Þ
where Rspread is the spreading resistance, which is the resistance
encountered by a current spreading from the electrode out into
the solution. Assuming that the counter electrode is infinitely
large, it is shown in [29] that the spreading resistance of a circular
disk electrode with a radius Rel can be approximated by
Rspreadffi
rs
4Rel
ð4Þ
In the case where a cell covers the entire surface of the
electrode, as depicted in Fig. 1, RS2 is equal to the sealing resistance
Rseal, which is the resistance between the cleft and the surround-
ing solution. This resistance has been described in [34] as
Rseal ¼
rs
ypd ð5Þ
where rs is the resistivity of the electrolyte (for typical solutions
rs=1Om), d is the average distance between the cell and the
electrode, and y is a correction factor related to geometry (y=5–8)
[4,5,34].
In this work, the potential across the electrolyte solution is
considered to be constant [34]. Thus, RS3 can be neglected in
numerical simulations. Furthermore, RS1 is also neglected. As
shown in (3), RS1 is smaller or equal to Rspread. Moreover, the
electrode radius Rel is usually 2–3 orders of magnitude larger than
the average distance d between the cell and the electrode, as
described in Section 2.4. Thus, Rspread is significantly smaller than
Rseal and RS1 can be neglected. This assumption has been verified
in simulation.
Chd (cell membrane-electrolyte interface capacitance) models
the charge region, also called the electrical double layer, which is
formed in the electrolyte at the interface with a neural cell. This
electrochemical reaction appears at any interface between two
different phases [19]. From the triple-layer model [3,36], the
capacitance Chd is defined as the series of three capacitances as
described in (6)
1
Chd
¼ 1
Ch1
þ 1
Ch2
þ 1
Cd
ð6Þ
where Ch1 represents the capacitance between the membrane
surface and the first-layer of non-hydrated ions (the inner
Helmholtz plane); Ch2 represents the capacitance between the
layer of non-hydrated ions and the second layer of hydrated ions
(the outer Helmholtz plane); and Cd is the diffuse layer
capacitance (also known as the Gouy-Chapman capacitance).
These three capacitances Ch1, Ch2 and Cd are defined as
Ch1 ¼
e0eIHP
dIHP
Ace ð7Þ
Ch2 ¼
e0eOHP
dOHP & dIHP Ace ð8Þ
Cd ¼
q
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
2e0edkTz2n0N
p
kT
Ace ð9Þ
where e0 is the dielectric permittivity of free space; eIHP and eOHP
are, respectively, the inner and outer Helmholtz planes relative
dielectric constant; dIHP is the distance of the inner Helmholtz
plane (IHP) to the cell membrane; dOHP is the distance of the outer
Helmholtz plane (OHP) to the cell membrane; ed is the diffuse
layer relative dielectric constant; k is Boltzmann’s constant; T is
the absolute temperature; q is the electron charge; z is the valenceFig. 1. Point-contact model of the cell–electrode interface (not to scale).
N. Joye et al. / Neurocomputing 73 (2009) 250–259 251
Figure 2.10: Electrode-tissue interface model. This model incorporates the resistance of the
extracellular fluid and the impedance of the neural cell membrane (extracted from [42]).
The extracellular space is modelled by a cell membrane-electrolyte interface capacitance Chd
and resistors Rs1, Rs2, and Rs3. In case the electrode and the cell are located at a distance
from each other, then the intracellular space resistance Rs is represented by Rspread, as
described in Eq. 2.6.
Rs = Rspread = Rs1 +Rs2 +Rs3 ≈ ρs
4Rel
(2.6)
where Rel is the radius of the space between electrode and cell and ρs is the medium
resistivity.
In case the electrode is sealed (i.e. covered) by the cell, the same resistance Rs is represented
by Rseal, defined by Eq. 2.7.
Rs = Rseal =
ρs
αpid
(2.7)
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where α is a geometry related correction factor and d is the mean distance between electrode
and cell.
Taking all the modeling factors into account, the result is a transfer function (Eq. 2.8) that
translates the intracellular voltage VM into the voltage at the input of the neural amplifier
VS .
H(jω) =
RsZload
RsZm + (Zm +Rs)(Zload + Zel)
(2.8)
where Zm is the frequency dependent cell membrane impedance (defined in Eq. 2.9), Zel is
the frequency dependent electrode impedance (defined in Eq. 2.10) and Zload is the input
impedance of the neural amplifier.
Zm(jω) =
1 + jωRm(Cm + Chd)
(1 + jωRmCm)(jωChd)
(2.9)
Zel(jω) =
Rct
1 +Rct(jωCdl)
n (2.10)
where n is an empirical factor representing surface irregularities (0<n<1), Rct is the charge-
transfer resistance between electrode and electrolyte and Cdl is the double layer capacitance
depending on impedance ZCPA.
As mentioned above, not only the intracellular voltage shaping by the electrode is of great
interest but also the noise contribution. Two noise sources exist: the thermal noise and
the biological noise [38]. Only the thermal noise will be considered here as it is electrode
dependent. For a sealed electrode, the noise spectral density (VS,noise) at node VS is given
by Eq. 2.11, which is simplified into Eq. 4.3 for not sealed electrodes [43].
VS,noise =
Zload
Zel + Zload +Rseal
·
√
4kTRN
[
V√
Hz
]
(2.11)
where RN is the equivalent real part of the electrode impedance ZCPA.
VS,noise =
Zload
Zel + Zload
·
√
4kTRN
[
V√
Hz
]
(2.12)
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2.3.2.3 Microelectrode Characterisation
One of the most important characteristics of the microelectrodes is impedance. It is influ-
enced by the physical properties and ion mobility at the electrode-tissue interface. Thus is
nonlinear and frequency dependent to current density and interface voltage. Mathemati-
cally, from the model in Fig. 2.10, it can be described by Eq. 2.13 [39].
Z = Re(Z) + Im(Z) = Rsp +
Re
1 +Re
2ω2Ce
2 − j
Re
2ωCe
1 +Re
2ω2Ce
2 (2.13)
where ω is the angular frequency of the AC voltage across the electrode-tissue inter-
face.
The most common techniques for electrochemical electrode characterisation are cyclic voltam-
metry, impedance spectroscopy and potential transient measurements [44].
In cyclic voltammetry (CV) a ramping potential (swept periodically) is applied between a
reference electrode and the test electrode. The measured quantity is the current between
these two electrodes, providing information on the inter-electrode reactions. The outcome
of CV is identification and measurements of electrochemical reactions, quantification of the
electrode electroactive material and electrode stability characterisation.
In electrochemical impedance spectroscopy (EIS) the electrode is excited by a sinusoidal
voltage or current signal (with frequencies typically ranging from less than 1 Hz to 105 Hz).
Then the electrical impedance and phase angle are measured. EIS can be used for both
tissue and electrode impedance measurements.
Potential transient measurements are usually employed to measure the maximum charge
injection that can be sustained by the electrodes. Typically a three-electrode configuration
is used.
2.3.2.4 Noise Sources
Intracortical recordings (with microelectrode arrays) are inherently noise signals. The in-
trinsic noise sources (i.e. due to electrode and recording site physical properties) are pre-
sented in Section 2.3.2.4 and extrinsic (i.e. interfering artificial and biological signals) in
Section 2.3.2.4 [39].
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Intrinsic noise sources [39, 45]
• The primary noise source is electrochemically induced noise at the electroelectolyte
interface.
• Random fluctuation of the half-cell potential.
• Shot or Schottky noise caused by random pulses of electronic charge.
• Thermal or Johnson noise is caused by the random motion of charge carriers through
a conductor, in this case the microlectrode. This noise has a Gaussian distribution
and its voltage can be derived by Eq. 2.14. Microlectrodes are characterised by large
resistance (increasing thermal noise) due to their sharp shape (attempting to approach
the recording site).
VN =
√
4 · k · T ·R ·∆f (2.14)
where VN is the noise voltage, k the Boltzmann constant (1.83·10−23 JK−1), T the
absolute temperature, R the microelectrode resistance and ∆f the bandwidth.
• Electrochemical noise (otherwise termed 1/f or flicker or pink noise) is caused by the
movement of charge carriers and is present in many physical systems.
Extrinsic noise sources [39]
• Electrical artefacts due to power line interference or other electromagnetic radiation
(e.g. TV or radio broadcast and microwave communications.
• Interference from other biological sources, such as electromyography (EMG) or elec-
trocardiography (ECG).
• Interference from other neural sources. The solution to describe that interference
is more selective electrodes, appropriate microelectrode array positioning and signal
processing (described in detail in Chapter 3).
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2.3.2.5 Microelectrode Materials
The first integrated microelectrode array was constructed in 1966 [46], but it wasn’t until
the advent of Microelectromechanical systems (MEMS) that the field was revolutionalised.
Various materials have been used (Silicon [47], metals [48, 49], glass, Sapphire [50], poly-
mers [51]). Even though, intracortical recording microelectrodes are relatively new, long
experience in clinical practice has been acquired on the fabrication on cardiac pacemakers
and the associated material science. Table 2.2 accumulates the properties of pacemaker
materials [39].
Table 2.2: Advantages and disadvantages of electrode materials (typically used in pacemak-
ers) [45].
Material Surface Technology Advantages Disadvantages
stainless polished precision mechanics small charge injection capability
steel stable against corrosion
Elgiloy polished good mechanical properties corrosion at anodal voltage
carbon coated enlarged surface
increased current density at edges
Pt/Ir polished high corrosion resistivity
(90/10) long-term stability
porous sintering enlarged surface
low impedance
microporous electroplating large capacity
with platinum low polarisation losses
low impedance
TiN - PVD* low polarisation losses unipolar electrode only
low impedance
long-term stability
microporous large surface contact
low polarisation losses
fractal PVD large surface contact
sputtering long-term stability
Iridium fractal PVD
sputtering large surface contact
long-term stability
*Physical Vapor Deposition
Silicon offers a variety of advantages over other materials, with most important the compati-
bility with CMOS fabrication processes and thus, good manufacturing properties (tolerance
and repeatability) reduced manufacturing cost (approximately half the cost of gold elec-
trodes [45]). Moreover, mechanically silicon is an easily shapeable material [52] and is also
biocompatible, thus suitable for implantation. Examples of silicon-based arrays designed
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for neural activity recording are presented in Table 2.3.
Table 2.3: Properties of silicon-fabricated recording arrays.
Ref. Year Pitch Channels Dimensions Lifetime Application
(mm)
[53] 1988 0.03-0.2 4 1 60 days cerebellum
cortex
cochlear nucleus
[54] 2002 - 32 1 - -
[55, 56] 1996 0.4 100 2 6 months cortex
[57, 58] 1994 0.15 64 2 4 months cortex
[59] 2001 - 256 2 - -
One-dimensional Silicon-based arrays can be further classified into tetrodes [53] and stereotrodes
[54]. Until recently neural activity recording involved sampling small number of neurons
over short sessions of a few hours. However, during the past decade advances in the fabri-
cation process of micro-electrode arrays have enabled the development of two-dimensional
arrays, including the Utah Electrode Array [55], the Michigan Electrode Array [57] and the
Duke Array [60]. The most commonly used arrays are the two-dimensonal arrays because
they relatively high channel count, are shaped to penetrate the cortex and are suitable for
chronic implantation.
2.3.2.6 Comparison of Commercially Available Microelectrode Arrays
In 2009, a comprehensive study was performed comparing various commercially available
(Cybernetics, Moxon, NeuroNexus and Tucker-David Technolgies) microelectrodes arrays.
These microelectrodes, varying in type, material and recording capability, were implanted
in rats for 31 days. Some of the electrode characteristics and measurements, are presented
in Table 2.4. Nevertheless, none of the arrays was deemed as superior to others, noting the
need for a more standardised microelectrode fabrication process [61].
2.4 Summary
Intricate neural networks are formed in the brain between interconnecting neural cells (neu-
rons). Electrical communication between neural cells is accomplished by the generation and
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Table 2.4: Inherent characteristics and in vivo measured properties of commercially available
microelectrode arrays [61].
Manufacturer
Blackrock Blackrock Moxon NeuroNexus TDTa
Microsystems Microsystems
Array Iridium
Siliconb
Thin film
Siliconc Microwire
type oxide ceramic
Number of
64 96 12 64 48
electrodes
Substrate
Silicon Silicon Ceramic Silicon -
material
Substrate
parylene C parylene C -
dioxide/
Polyimide
insulation nitride
Tip
Ir Pt Ct, Pt Ir Wmaterial
Recording site radius: 3 - 5µm radius: 3-5µm
area: ∼1760µm2 area: ∼1250µm2 area: ∼2300µm2
dimensions area: ∼760µm2 area: ∼760µm2
Mean impedance
74.1 194 184 270 19.9
(kΩ)d
Functional
93.8 90.6 100 95.3 100
electrodes (%)
aTucker-Davis Technologies, Inc., bUtah array, cMichigan array, dMeasured at 1 kHz
propagation of action potential (spikes) along their axons and fibres. Our interest in the fir-
ing patterns of motor cortex neurons arises from the fact that this information encodes the
sequences of movements carried out by body muscles. This link, between neuronal activity
and movement, has been proven through in vivo experiments on mammals. The use of neu-
ral interfaces has enabled primates and humans to gain effective control of neuro-prosthetic
devices.
In order to access the firing patterns of motor neurons (thus accessing the encoded infor-
mation), different recording modalities can be employed (i.e. EEEG, ECoG and MEAs).
Invasively implanted microelectrode arrays for intracortical recording (MEAs) provide the
highest spatial and temporal resolution (i.e. only method able to monitor individual spikes)
and are suitable for chronic implantation. Despite the MEAs advantages, they are a fairly
new technology and still involving, through in depth study of the materials and in vivo
implantation to test biocompatability.
The recorded neural signals by MEAs can be divided into single-unit activity (SUA), multi-
unit activity (MUA) and local field potentials (LFPs). Spikes or otherwise referred to as
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SUA vary in frequency between 300 Hz and 5 kHz and in amplitude between 25µV and
1mV. MUA are spikes from distant, in relation to recording electrode, neurons with the
same frequency profile to SUA but smaller amplitude. LFPs derive from the superposition of
the electric field from all ionic processes but mostly from synaptic activity. LFPs frequency
ranges from 0.5 and 300 Hz and amplitude from 50µV to 3 mV.
The research presented in this thesis focuses on extracting useful information on the firing
pattern of the proximal to electrode neurons (SUA activity). Therefore, MUA and LFPs
are treated as noise. In addition to these, other noise sources present in the recording are
other biologically generated noise (e.g. ECG and EMG), thermal noise caused by the charge
carriers in the electrode, and shot and flicker noise at the electrode-tissue interface.
In order to extract the desired signals from the recordings, filtering (taking advantage of
the different frequency profile) and signal processing (taking advantage of the different
amplitude profile) techniques must be employed. Once the signals are extracted and spikes
are detected, further signal processing is required to determine the origin (i.e. location of
firing neuron) of each spike. In the following chapter (i.e. Chapter 3), the state-of-the-
art circuits and algorithms that perform signal conditioning and processing are thoroughly
reviewed.
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Chapter 3
State-of-the-Art Neural
Interfaces
3.1 Introduction
As mentioned in Chapter 2, this research is focused on the recording pathway of intracortical
signals. More specifically, the goal is to amplify and process single neuron activity (or
otherwise termed SUA) to extract information on their firing pattern of neurons (timing and
spatial information). This in turn can enable a variety of scientific and medical applications
as discussed previously in Chapter 1. An example of an integrated system bonded to the
Utah recording array is illustrated in Fig. 3.1.
8mm
Figure 3.1: Integration of neural interface chip with Utah electrode array.
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In this Chapter, we provide a thorough review of the state-of-the-art single neuron activity
recording neural interfaces, and of the building blocks. The system architecture of a typical
neural interface is shown in Fig. 3.2. The signal conditioning and processing chain can be
divided into four stages:
1. The recorded neural signal is amplified by a neural pre-amplifier to enable further
processing and transmission.
2. The amplified signal is filtered to eliminate high frequency noise and the local field
potentials (LFPs).
3. The spikes present in the signal are detected.
4. Spike sorting is performed. Spike sorting is a signal processing sequence that is ex-
tracting information on the spiking neurons firing pattern (in time and space) from
the detected spikes.
Conditioning +
Pre-processing Communication
NEURAL RECORDING ALIGNED SINGLE NEURON APsALIGNED ACTION POTENTIALS (APs)
Neurons 1-4 (Temporal data)[ms]Neurons 1-4                                    [s]
Spike
Detection
(Temporal data)      [ms]
Neuron 1
Neuron 2
Neuron 3
Neuron 4
Spike Sorting
FeatureExtraction 
& Clustering
1 2 3 4
Figure 3.2: General signal acquisition, conditioning, and processing chain for neural inter-
faces.
It should be noted that only the recording array and the neural amplifier require to be
implanted. The remaining steps can be performed off-line. This design decision (between on-
chip or off-chip implementation) is dictated by the four key challenges: power consumption,
silicon footprint (i.e. implant volume), communication bandwidth and signal processing
accuracy. Whether signal processing (spike detection and sorting) is implemented on or off-
chip determines the limits on the computational complexity of the processing methods used.
Moreover, in case the processing is integrated on the implanted neural interface, this can be
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implemented either using analogue or digital hardware electronics (or a combination). This
choice determines the position of the Analog-to-Digital Converter (ADC) within the signal
chain. The front-end is always implemented in analogue electronics and the communication
unit is digital.
3.2 Front-end Electronics: Amplification and Conditioning
Electrical neural signal recordings have small amplitudes (between 25µV and 1 mV) and
specific frequency range (between 300 Hz and 10 kHz) [1], and thus the signals must be
amplified and filtered before being processed. If the recorded signal is directly connected
to an ADC (prior to amplification), the ADC resolution requirements would significantly
increase.
Both the amplification and filtering is achieved by the front-end neural amplifier. This
is AC coupled to the electrodes of the recording array to avoid the offset induced at the
electrode-tissue interface [2]. The recordings are high-pass filtered at 300 Hz, to eliminate
the LFPs. The HPF also eliminates the baseline drift (i.e. dc voltage up to 2 V caused by
electrochemical effects at the electrode-tissue interface [3, 4]). The low-pass filter cut-off
frequency is typically set by the amplifier roll-off. Different neural amplifier designs have
reported high frequency cut-offs from 2 to 24 kHz [5].
3.2.1 Neural Amplifiers
Key aspects in the design of a robust neural amplifier are:
1. Low-power consumption to enable high-channel count and implantability (since any
power consumed is ultimately thermally dissipated, it is crucial to avoid heating the
tissue).
2. High gain to amplify the signal sufficiently for subsequent signal processing and data
conversion.
3. Low input referred noise to avoid burying the small amplitude spikes in the amplifier
induced noise.
4. Good linearity to prevent distortion of the spike features.
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5. High-pass filtering to eliminate the Local Field Potentials.
6. Capacitative coupling to eliminate the DC offset drift introduced by the electrode-
tissue interface [6].
7. High CMRR to reject a common signal (i.e. noise) applied to both inputs.
8. High PSRR to reject changes (e.g. noise, ripple) in the power rails (i.e. VDD and
GND). PSRR is especially important for wirelessly powered neural amplifiers (small
amplitude of signals and wireless link induced ripple).
These are discussed in further detail in [2].
3.2.1.1 Typical Neural Amplifier
The amplifier designed by R.R. Harrison [3] (Fig. 3.3) has been established as a bench-
mark among neural amplifiers. This design introduced the use of pseudoresistors (diode
connected PMOS devices) in the resistive feedback. Pseudoresistors are described in detail
in Section 3.2.2.1. Pseudoresistors are combined with capacitative elements to establish dc
bias point (pseudoresistors) and precisely set the gain (capacitors).
The mid-band gain is set by the ratio of capacitors C1/C2 and the bandwidth at gm/2piCL
(where gm is the transconductance of the OTA). Therefore, the low cut-off frequency is
located at 1/2piR2C2 (R2 is the combined resistance of the pseudoresistors) and the high
cut-off frequency at gmC2/2piCLC1 [2]. The input referred noise of the amplifier is given by
Eq. 3.1.
vnoise,amp =
C1 + C2 + Cin
C1
· vnoise,OTA (3.1)
The operational transconductance amplifier (OTA) is fully-balanced with a cascoded out-
put stage (also shown in Figure 3.3). Key feature here is the careful sizing of the devices
of the OTA in order to reduce the power consumption without compromising noise perfor-
mance.
The input transistors M1 and M2 are biased in the subthreshold region, where CMOS tran-
sistors transconductance can be controlled by a very small dc drain current [7]. Transistors
M3 - M8 operate in saturation. To model the behaviour of transistors we use Equations 3.2,
3.3, and 3.4, that describe the source current (Is) [8], the inversion coefficient (IC), and the
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Figure 3.3: Typical neural amplifier (adapted from [3]).
transistor transconductance (gm) respectively [3]. IC defines the operational region of the
transistor. For IC< 0.1 the transistor operates in the weak inversion region (or otherwise
known as subthreshold), for 0.1 <IC< 10 it operates in moderate inversion, and for IC> 10
it is in strong inversion.
IS =
2µCoxVT
2
k
· W
L
(3.2)
where W is the device width, L is the device length, VT is the the thermal voltage, µ the
carrier mobility, Cox the gate oxide capacitance per unit area, and k the subtrhreshold gate
coupling coefficient.
IC =
ID
IS
(3.3)
where ID is the current flowing through the transistor drain.
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gm =
kID
VT
· 2
1 +
√
1 + 4IC
(3.4)
The input referred noise of the OTA can be calculated from Eq. 3.5 [3]. Therefore, to
minimise the noise contribution of the transistors, we have to maximise gm1 and minimise
gm3 and gm7. The limits for the last two transconductances are set by the desired location
of the poles for the amplifier. The dominant pole is located at gm1/CL. The amplifier has
two less significant poles at gm3/C3 and gm7/C7, where C3 and C7 are the capacitances
seen by the gates of transistors gm3 and gm7 respectively. These poles must be sufficiently
larger than the dominant pole to ensure stability (i.e. phase margin).
vnoise,OTA = sqrt
[
16VT
3gm1
·
(
1 + 2
gm3
gm1
+
gm7
gm1
)]
·BW (3.5)
3.2.1.2 Neural Amplifiers Comparison
In amplifier design the goal is to maximise the bandwidth and gain and minimise the power
consumption and input referred noise. Figure 3.4 illustrates this trade-off [9] for neural
amplifiers reviewed in [5]. The product of bandwidth and gain (GBP) is determined by the
location of the dominant (low-pass) pole of the amplifier. To push the pole further to the
right, increased power consumption is required. Moreover, generally more power is needed
to boost the noise performance of an amplifier.
Tables 3.1 and 3.2 compare different neural amplifiers based on their specifications. In order
to more effectively compare the presented amplifiers we are using two efficiency criteria: the
noise efficiency figure (NEF) and a figure of merit (FoM).
NEF is a common comparison criterion for neural amplifiers [2], calculated by Eq. 4.19.
The trade-off illustrated is the maximisation of bandwidth (BW) and minimisation of in-
put referred rms noise Vn,rms (integrated over bandwidth) with minimum supply current
(Isupply = 2Itot). The Isupply value is directly linked to the amplifier power consumption (P),
by the relation P = Isupply·VDD.
NEF = Vn,rms·
√
2Itot
pi·VT ·4kT ·BW (3.6)
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Figure 3.4: Review of the trade-off between power and: (a) GBP, (b) input-referred noise
for state-of-the-art neural amplifiers (extracted from [9]).
where VT is the thermal voltage, Itot the total current from the power supply, k the Boltz-
mann constant, and BW the amplifier bandwidth.
This trade-off between input referred noise and bandwidth against power consumption is
illustrated in Fig. 3.5. The design goal is to minimise the NEF, thus implementing amplifiers
that are located as close to the left bottom corner of this graph.
It can be seen that the majority of the amplifiers have NEF between 1 and 10, and only
one achieves NEF below 1. To achieve that NEF a novel single input amplifier is used and
the bandwidth is increased to 900 kHz. However, the PSRR and CMRR are not reported
and are expected to be low given the non-differential input. Moreover, the bandwidth is
increased dramatically and unnecessarily beyond the 10 kHz bandwidth of the recorded
neural signals. These two observations raise doubts on the efficiency of this design and
conclude that realistically neural amplifiers have yet to reach the NEF limit of 1.
A more comprehensive figure of merit (FoM) is proposed in [30] (Eq. 3.7), dedicated to neural
amplifiers. In addition to the trade-offs represented by NEF, this FoM adds information
about chip area and power supply (VDD). As it can be seen in Table 3.1, many amplifiers
designs use VDD less than the maximum possible VDD of the used CMOS technology. This
design decision should also be depicted by the FoM.
FoM = NEF 2 ·A · VDD = K · Vn,rms
2 ·A · P
BW
(3.7)
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Table 3.1: Comparison of Neural Amplifiers(1).
Ref. Year Gain Power Technology Area CMRR PSRR VDD
(dB) (µW) (µm) (mm2) (dB) (dB) (V)
[3] 2003 39.5 80 1.5 0.16 83 85 5
[10] 2003 38.2 92 3 0.082 - 50.5 3
[11] 2004 42.5 0.8 1.5 0.09 - - 1.5
[12] 2004 39.3 115 1.5 0.107 - - 3
[13] 2006 55 26 0.18 0.245 - - 1.8
[14] 2006 77 1478.6 0.35 0.151 141 78.4 3.3
[15] 2007 39.5 6 0.18 0.004 - - 1.5
[16] 2007 36-44 0.805 0.5 0.04 - - 1
[17] 2007 40.85 7.56 0.5 0.16 66 75 2.8
[1] 2007 46 460 0.6 0.37 84 75 5
[18] 2007 0-50 26 0.18 0.245 - - 1.8
[19] 2008 71.5 15.9 0.35 0.18 - - 3
[20] 2008 40.8 25.9 0.18 0.084 78 - 1.8
[21] 2008 40 28 0.18 0.094 - - 3
[22] 2008 40-60.83 50 0.5 0.098 - - 3
[23] 2009 28.9 0.22 0.35 0.02 - 40 1.8
[24] 2009 43.59 9.22 0.35 - 92 74 2
[25] 2009 39.2 7.92 0.18 - 63 63 1.8
[26] 2009 36 90 0.18 0.23 - - 1.5
[27] 2009 34 4.2 0.35 0.02 - - 3.3
[28] 2011 52-57 41.4 0.18 - 75.2 84.46 1.8
[29] 2011 37 1.5 0.13 - - 67 1.5
[30] 2011 40 3 0.5 0.058 43 81 3
[31] 2012 34/40 1.6/3.2 0.18 0.05 - - 1
[32] 2012 48/57/75/79 13.7 0.5 0.1185 - - 3.3
[33] 2012 39.87-67.94 12.48 0.09 - - - 1.2
[34]* 2012 54 3.8 0.13 0.022 75.4 - 1.2
*Neural amplifier with chopper stabilisation (technique explained in Section 3.2.1.2).
where A is the chip area, VDD is the supply voltage, and P is the power consumption.
Fig. 3.6 shows the relationship between the amplifier area and VDD, and NEF. The objective
is to minimise the FoM, hence the amplifiers should be located as close to the bottom left
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Table 3.2: Comparison of Neural Amplifiers(2).
ref Year OTA fL fH Input Noise NEF FoM
(Hz) (kHz) (µVrms) (mm
2·V)
[3] 2003 balanced 0.025 7.2 2.2 2.9 6.36
[10] 2003 2-stage 0.066 24 16.6 22.82 128.14
[11] 2004 balanced 22 6.7 20.6 7.07 6.74
[12] 2004 2-stage 0.1-50 9.1 7.8 19.4 121.70
[13] 2004 balanced 200 2 4.4 14 91.22
[14] 2006 gm − C 100 7 14.5881 141.96 10041.39
[15] 2007 balanced 0.635 7.1 3.07 2.8 0.05
[16] 2007 novel 0.3 4.7 3.5 1.8 0.15
[17] 2007 folded-cascode 45 5.32 3.06 2.67 3.15
[1] 2007 balanced <0.05 0.01-10 2 2.45 11.10
[18] 2007 novel 50 900 5.6 0.86 0.33
[19] 2008 telescopic-cascode 29 22 4 2.45 3.08
[20] 2008 differential-difference 107 10.3 2.1756 7 1.48
[21] 2008 2 current-mirror 0.073-125 1.85-16.5 4.5 4.12 4.78
[22] 2008 2-stage 10-100 9 4.8 14 18.56
[23] 2009 inverter 0.1-10 11.2 14.5 1.84 0.12
[24] 2009 balanced 100 10 14.8 13.22 -
[25] 2009 telescopic 10 10.6 2.21 1.8 -
[26] 2009 2-stage 1000 100 2.7 2.9 2.23
[27] 2009 telescopic 1 5 7 4.6 1.22
[28] 2011 current-mirror 300 10 2.61 4.73 -
[29] 2011 gm − gm 5 7 5.5 2.53 -
[30] 2011 telescopic 331 7.1 5.38 2.51 1.11
[31] 2012 current-reuse 0.2 0.43/5.8 5.71 2.59 1.33
[32] 2012 folded-cascode 0.7-300 1.95-5.4 5.8 6.19 14.96
[33] 2012 balanced 22.9-208 79.43/10.47 15.4 18.67 -
[34] 2012 folded-cascode 0.05-10 5 4.7 4.4 0.55
corner of this graph too as possible.
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Figure 3.5: Relationship between supply current and input referred noise (normalised by
bandwidth) for the neural amplifiers presented in Tables 3.1 and 3.2. The NEF is annotated
with different colours: red, blue, black and magenta for NEF of less than 1, NEF between
1 and 10, NEF between 10 and 100 and NEF of more than 100 respectively.
Chopper Stabilization
The Chopper Stabilisation (CHS) technique has its origins in improving the dc-gain precision
of the first ac-coupled amplifiers implemented with vacuum tubes and mechanical relay
choppers [35]. Nowadays, it can be used to reduce the amplifiers’ low frequency noise. The
CHS technique principal of operation is illustrated in Fig. 3.7. The input signal is modulated
to a higher frequency (above the amplifier 1/f flicker noise corner) and then amplified.
The second modulator has dual function; it downmodulates the amplified input signal and
upmodulates the aggressors (drift, offset, flicker noise). The upmodulated aggressors are
then low-pass filtered and thus, eliminated.
When designing a chopper stabilised neural amplifier, the modulation clock should have
the same frequency as the sampling frequency of the ADC and the amplifier should have
increased bandwidth to ensure that the upmodulated input signal is within band. Another
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issue is that the first modulator will decrease the input resistance of the amplifier, resulting
in a larger DC electrode current. Therefore, the dynamic range of the amplifier must be
larger to accommodate this [37]. Neural amplifiers with CHS can be found in [36, 34].
3.2.2 High-Pass Filtering
The high-pass pole (required to eliminate dc offset and LFPs) can be implemented in two
ways; either by tuning the feedback pseudoresistors to achieve the desire cut-off or by adding
a high-pass filter (HPF) after the amplifier. In case the HPF filter option is selected, possible
implementations include the Sallen-Key and gm − C filter topologies.
The first decision in the filter design process is the filter type (Bessel, Butterworth, Chebyshev-
1, Chebyshev-2, elliptic). Different filters have different attributes that are summarised in
Table 3.2.2 [38, 39]. Once the filter type has been selected, based on the desired response
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Figure 3.7: Principal of chopper stabilisation to reduce amplifier low-frequency noise
(adapted from [36]).
(e.g. roll-off steepness, in-band linearity) and the power constraints, the order of the filter
must be chosen.
Table 3.3: Comparison of filter types.
Passband Transition Region Stopband Step Response
Magnitude Phase Roll-off steepness Ringing Overshoot Ringing
Response Linearity
Bessel Flat Best Slowest No Little Little
Butterworth Most flat Good Slow No Some Some
Chebyshev-1 Ripple Bad Steep No Significant Significant
Chebyshev-2 Flat Bad Steep Yes Significant Significant
Elliptic Ripple Worst Steepest Yes Significant Significant
3.2.2.1 Pseudoresistors Resistive Feedback
The pseudoresistors introduced in the Harrison amplifier [3] because of their extremely large
incremental resistance, have enabled the neural amplifier to achieve a band-pass transfer
function with very low high-pass cut-off frequency. This transfer characteristic would have
been impossible to achieve with integrated resistors and capacitors. However, the diode
connected pseudoresistors lack tunability, thus the high-pass frequency is fixed. For exam-
ple, in order to have a cut-off at 300 Hz (to eliminate the LFPs), the feedback capacitor C2
should be must smaller than the actual parasitic capacitance at that node. Therefore, the
value of the pseudoresistors must be reduced (GΩ) and be controlled in order to control
the cut-off frequency. In this section, we review tunable pseudoresistors [40]. These can be
either voltage-controlled (Fig. 3.8) or current-controlled (Fig. 3.9).
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Fig. 6. Voltage-controlled pseudo-resistor structures: (a) gate-voltage
controlled MOSFET, (b) gate-voltage-controlled back-to-back MOSFETs
(BBMOS), and (c) complementry structure.
should also have minimal effect on the total system characteris-
tics in terms of noise and distortion. In order to reduce the distor-
tion imposed by these resistors, they should have a linear char-
acteristic exhibiting symmetric variation around the quiescent
point. Besides, the variations of the resistance over the entire
voltage swing range and over the frequency band should be low.
Also, the resistance should be minimally sensitive to process
variations, OTA offset, and dc common-mode variations. Note
that tunable pseudo-resistors need to be equipped with one or
more simple digital-to-analog converters (DAC) to be digitally
tuned.
A. Tunable Pseudo Resistors
There are various types of structures for implementing tun-
able pseudo-resistors. The first type employs voltage-controlled
resistors. One of the simplest structures for this type is the gate-
voltage-controlled MOSFET shown in Fig. 6(a) [4]. This struc-
ture is easy to implement and easily tunable by using only one
simple DAC. It has a low added parasitic capacitance and very
low added noise. Also the equivalent resistance in this structure
can be tuned over a wide range by varying the of the tran-
sistor from positive to negative values.
If the equivalent resistance is set to be very high by using a
suitable negative , the drain-source leakage current would
be very low. In this case, the drain-bulk junction (as shown in
Fig. 6) of the transistor contributes considerably in the opera-
tion of the device [16] and can even dominate the device be-
havior. This results in a small variation of the equivalent resis-
tance around the quiescent point, as shown in Fig. 7. In order
to make the resistance characteristic approximately symmetric,
the resistor structure can be modified to the form presented in
Fig. 6(b), which operates as two back-to-back diodes in this sit-
uation.
On the other hand, as shown in Fig. 7, if the equivalent resis-
tance is set at a moderate value by using a small negative or a
positive , the drain-source leakage current affects the oper-
ation of the device. As a result, equivalent resistance character-
istic will not be symmetric around the quiescent point and the
resistance experiences large variations over the resistor voltage
swing range. In order to set the low-cutoff frequency of the
second stage at 300 Hz, the equivalent resistance of the asso-
ciated pseudo resistor needs to be at a moderate value of about
a few giga-Ohms and so the pseudo-resistor characteristic is not
symmetric. Therefore, by using this architecture, the linearity of
the amplifier at around the low-cutoff frequency of 300 Hz will
be degraded. The resistor, however, has little impact on the lin-
earity at high frequencies. For example, in this case, the total
Fig. 7. Resistance variations versus the voltage across the resistor of Fig. 6(a).
harmonic distortion (THD) of the entire circuit is 46.5 dB
at the input frequency of 10 kHz but it is about 20 dB at
around the low-cutoff frequency (300 Hz). Also the resistance is
sensitive to process variations, OTA offset and common-mode
voltage variations.
The second voltage-controlled structure is a complementary
scheme composed of one NMOS and one PMOS transistor as
shown in Fig. 6(c) [8]. This structure is more complicated than a
single transistor because two separate control voltages,
and , are needed to tune the resistor. The designer can
adjust these two voltages for achieving symmetric variations
around the quiescent point. But this symmetry is very sensi-
tive to process variations and any other changes in the OTA
common-mode voltage as well as its offset voltage. Therefore,
although a resistor of this type exhibits low added parasitic ca-
pacitance, very low added noise, and a good linearity both in
low and high frequencies at the tuned point, it can hardly be a
suitable choice in a realistic design.
The next type of tunable pseudo-resistors is the current-con-
trolled resistors. The simplest structure of this type is the
current-controlled single-transistor shown in Fig. 8(a) [5]. The
current-controlled transistor structure is simple to implement
and can be easily tuned. It has low added parasitic capacitance
and noise. Resistance variations around the quiescent point is,
however, not completely symmetric leading to poor linearity
at low frequencies (simulated value of THD is higher than
10 dB around the low-cutoff frequency of 300 Hz). Although
this structure is sensitive to process variations, it is not sensitive
to OTA dc common-mode variations and offset. Based on this
feature, a symmetric and low-sensitive cross-coupled structure
is proposed in [1]. This structure, shown in Fig. 8(b), can be
easily implemented and tuned. It shows roughly symmetric
resistance variations around the quiescent point in all process
corners and thus a good linearity. Also, the sensitivity of this
resistor structure to process variations is low. Finally, this
structure is insensitive to common-mode variations and the
offset of the OTA.
Despite the desired operation of the cross-coupled pseudo-re-
sistor in terms of sensitivity, variations of the resistance around
the quiescent point is not completely symmetric, resulting in an
Figure 3.8: Voltage controlled pseudoresistors: (a) single gate voltage controlled device, (b)
two gate voltage controlled devices, (c) complementary controlled devices (extracted from
[40]).
The structure of Fig. 3.8(a) is readily implementable and tunable, it exhibits low parasitic
and noise, and has a large range (from 108 to 1012 Ω). However, its lack of symmetricity
enhances the influence of the drain-bulk ju ction. The solution to that issue is the structure
in Fig. 3.8(b). Nevertheless, this structure affects adversely the linearity of the amplifier
around 300 Hz (THD is approximat ly -20 dB) and is sensitive to proc ss variations, OTA
offset and input voltage variations. Another voltage controlled pseudoresistor is presented
in Fig. 3.8(c). This is composed of devices tuned by complimentary voltages. Its advantages
are the low parasitic capacitance, low noise, good linearity, but it is difficult to tune (due to
complicated simultaneous adjustment of two voltages) and the symmetry is highly se sitive
to process variations. So, its implementation is unrealistic [40].
The pseudoresistor shown in Fig. 3.9(a) displays similar behavior and shortcomings with
the pseudoresistor of Fig. 3.8(a). The structure of Fig. 3.9(b) is easily implemented and
tuned,and exhibits symmetric resistance variations, and good linearity and insensitivity to
the OTA offset. However, it adds significant amount of noise to amplifier and contributes
to the total harmonic distortion. The pseudoresi tor illustrated in Fig. 3.9(c) has all he
advantages of the Fig. 3.9(b) structure and solves all its issues, except the offset sensitivity
[40].
3.2.2.2 OTA-C Filter
OTA-C or gm-C filters are fully analogue filters that have been commercially available
for decades, originally implemented with bipolar ransistors and later on transitioned to
MOSFETs (fact that applies to all analogue CMOS technologies). The basic building block
is an integrator consisted of a transconductor and a capacitor. Usually gm-C filters are first
or second order, and for higher or er cascading of gm-C structures may be required.
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Fig. 8. Current-controlled pseudo-resistors: (a) current-controlled single tran-
sistor, (b) cross-coupled structure, and (c) pseudo cross-coupled structure.
Fig. 9. Second-stage amplifier employing a cross-coupled pseudo-resistor to
tune the low-cutoff frequency.
unwanted increase in the THD value. Furthermore, this struc-
ture imposes a high amount of excess noise to the amplifier. To
illustrate the problem, suppose that the node in Fig. 8(b) is
connected to the inverting input of the OTA and the node is
connected to the output of the OTA, as shown in Fig. 9. Then,
the current is drawn from the OTA output via the re-
sistor.
The dc current flow through the transistors and
increases their transconductance dramatically, consequently
increasing the current noise spectral density of these transistors.
Also, the effect of the noise power of the biasing transistors
( and ) on the total output noise increases, as it is
directly proportional to the transconductance of the transistors
and . These two issues lead to more than 40% increase
in the resistor noise voltage when referred to the input of the
stage. On the other hand, the dc current flow through the resistor
Fig. 10. Resistance variations of the pseudo resistor versus the voltage across
the resistor for (a) cross-coupled structure, and (b) pseudo cross-coupled struc-
ture.
leads to a voltage difference between the OTA input and the
output common-mode voltages. In order to reduce this voltage
difference to tens of milli-volts, should be chosen
small enough (down to few tens of pico-amperes). This makes
the design of the stable DAC hardly possible. In addition, the
dc voltage across the resistor degrades the resistor linearity.
In order to illustrate the problem, the simulated resistance is
plotted in Fig. 10(a) as a function of the voltage difference
across the resistor. As it can be seen, resistance variations
around the zero voltage are symmetric and any dc voltage
across the resistor (even in the order of few tens of millivolts)
will result in asymmetry.
To avoid any dc current flow into the resistor, the modified
structure shown in Fig. 8(c) can be used. Since is the voltage
at the input node of the OTA with very small transient variations,
the control voltage of can be connected to a fixed dc voltage,
, equal to the dc level of . This pseudo cross-coupled
structure offers all the advantages of the cross-coupled structure
of Fig. 8(b). Using this biasing structure, no dc current flows
through the resistor and thus no dc voltage appears across the
resistor. Therefore, as shown in Fig. 10(b), the resistor has a
symmetric characteristic around the quiescent point and hence
it is more linear compared with the resistor shown in Fig. 8(b).
By using this structure, the THD of the system is improved
from 33.78 dB to 43.61 dB at the low-cutoff frequency of
300 Hz and from 44.05 dB to 46.41 dB at around 10 kHz.
Also, since no dc current flows through the transistors and
, their transconductances are very small and the resistor has
much lower added noise. The pseudo cross-coupled structure is,
Figure 3.9: Current controlled pseudoresistors (extracted from [40]).
They offer four main advantages: small footprint, low power, tunability, and the designer can
choose either a single-ended or fully differential approach. However, the main disadvantage
of the gm-C filters is the distortion introduced [41]. The distortion induced by the OTAs is
adversely influenced by the decrease of the bias current. To minimise the distortion, hence
increasing the linear input range, linearisation techniques can be employed [42].
Fig. 3.10 shows the implementations of three filter types (Bessel, biquad and elliptic) with
gm-C structures. LPFs are presented instead of HPFs, because of the abundance of LPFs in
the literature. The principles of operation and design are the same. A special note should
be made to the biquad filter, distinguished by its structure rather than its response (biquad
filters belong to the Butterworth category).
Commonly the transconductance gm is implemented by an operational transconductance
amplifier (OTA). Gm is tu ed by the bias current (or indirectly bias voltage) of he OTA.
Since, we are always aiming for minimization of the power consumption, the bias current
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Figure 3.10: Gm-C filter topologies. (a) Second order low-pass Butterworth / Bessel /
Chebyshev filter. (b) Second order low-pass biquad filter. (c) Fifth order low-pass elliptic
filter. (adapted from [43, 44, 45]).
should be reduced as much as possible. If the OTAs are operating in weak inversion, the
transconductance is linearly dependent to the bias current (gm = Ibias/nVT ).
3.2.2.3 Sallen-Key Filter
The Sallen-Key filter is a topology that realises second order (high-pass, low-pass or band-
pass filter) filters. In comparison with the RC ladder filter that uses only passive elements
(resistors and capacitors), the Sallen-Key filter combines an active element (amplifier a(f))
with passive elements with impedances c, d and b (Fig. 3.11). The transfer function of the
generalised Sallen-Key filter is given by Eq. 3.8 [46].
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H(s) =
Vo
Vi
=
(c
b
)
·
(
1
1 + 1a(f)·b − db
)
(3.8)
Assuming an amplifier with large open-loop gain (approximating infinity), the ideal transfer
function of the Sallen-Key filter is given by Eq. 3.9 [46]. Choosing the impedances c, d and
b determines the cut-off frequency of the filter.
H(s) =
Vo
Vi
=
(c
b
)
·
(
1
1− db
)
(3.9)
Generalized Circuit Analysis
3 Analysis of the Sallen-Key Architecture
Ve
a(f) VO
b
VI c
d
+
–
+
Figure 4. Gain-Block Diagram of the Generalized Sallen-Key Filter
From the gain-block diagram the transfer function can be solved easily by
observing, Vo = a(f)Ve and Ve = cVi + dVo – bVo. Solving for the generalized
transfer function from gain block analysis gives:
Vo
Vi
c
b
1
1 1
a f b
d
b
2.2 Ideal Transfer Function
Assuming a(f)b is very large over the frequency of operation, 1
a(f)b
0, the ideal
transfer function from gain block analysis becomes:
Vo
Vi
c
b
1
1 d
b
By letting 1
b
K, c N1
D
, and d N2
D
, where N1, N2, and D are the
numerators and denominators shown above, the ideal equation can be rewritten
as:
Vo
Vi
K
D
N1
K N2
N1
. Plugging in the generalized impedance terms gives the
ideal transfer function with impedance terms:
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K
Z1Z2
Z3Z4
Z1
Z3
Z2
Z3
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Z4
1
(5)
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Figure 3.11: Block diagram of general Sallen-Key filter architecture (adapted from [46].
3.2.2.4 Comparison of on-chip implementations
As already mentioned, the high-pass pole can be implemented in two ways; either by tuning
the feedback pseudoresistors to achieve the desire cut-off or by adding a high-pass filter
(HPF) after the amplifier. Table 3.4 presents the characteristics of HPFs that have been
reported in the literature (developed for neural interfaces).
The THD introduced by a gm-C filter with a cut-off at 300 Hz is the same as the one
introduced by a tuneable two-gate voltage-controlled pseudoresistor at the neural amplifier
feedback. The added advantage of using tuneable pseudoresistors instead of adding a HPF
after the amplifier is the saving both area and power [30]. Therefore, if the designer chooses
to use a gm-C filter to achieve the low frequency cut-off, area (small capacitors should be
used) and power (nA bias current) must be minimised and in case tuneable pseudoresistors
are employed, the cut-off frequency must be independent of process variations and input
signal frequency and voltage.
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Table 3.4: Comparison of HPFs for neural recordings.
Ref. Year Structure Type Order Cut-off Power Tech Area
(Hz) (µW) (µm) (mm2)
[13] 2006 gm-C Butterworth 1 200 26* 0.18 0.245*
[17] 2007 Sallen-Key† Butterworth 1 45 7.56* 0.5 0.16*
[18] 2007 gm-C Butterworth 1 50 26* 0.18 0.245*
[28] 2011 Sallen-Key† Butterworth 1 300 41.4* 0.18 -
*With amplifier, †These are BPF.
It is unfeasible given the area constraints to achieve the desired cut-off with an only re-
sistors and capacitors Sallen-Key filter. Very large impedance values would be required,
rendering the filter not on-chip implementable (e.g. [14] uses surface-mounted resistors
and capacitors). For a fully integrated approach, tuneable pseudoresistors must be used.
Therefore, using a Sallen-Key filter presents the combined disadvantages of both the pre-
vious approaches: gm-C filter (additional area and power) and tuneable pseudoresistors
feedback in the amplifier (tuneability difficulty).
3.3 Data Conversion
The preferred analog-to-digital converter (ADC) for the particular application is a successive
approximation (SAR) ADC, since its operational state can be controlled by other on-chip
components (i.e. spike detector), and has good resource efficiency (i.e. power and silicon
area).
Sufficient resolution and sampling frequency are 8 bits and 10 kSamples/s respectively.
The resolution may vary depending on the channel configuration, as it will be seen in the
following chapters (Chapters 4, 5 and 6). The sampling rate is determined based on the
MUA bandwidth (100 Hz - 10 kHz) defined in Chapter 2. To avoid aliasing the sampling
frequency must be increased to 20 kSamples/s, according to the Nyquist-Shannon sampling
theorem (Eq. 3.10).
fs ≥ 2 · fmax (3.10)
where fs is the sampling frequency and fmax is the maximum frequency in the original
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signal.
The general architecture of a SAR ADC is shown in Fig. 3.12. The main building blocks are
a front-end sample and hold (S/H), a comparator, a digital-to-analog- converter (DAC), and
a decision logic and register block. The decision register forms a feedback loop controlling
the DAC input using a binary search algorithm [47].
DAC
Comparator
S/H
Logic and 
Register
1 N bit
N bit
Analogue
Input
Digital
Output
Figure 3.12: SAR ADC block diagram.
SAR ADCs (feedback configuration) are slower than other ADCs such as full-flash ADCs
(parallel configuration). However, the speed can be improved by employing high-speed
comparators. Another advantage is that the comparator offset does not affect the conver-
sion linearity, but a comparator with more than 1 LSB input referred noise will affect the
conversion resolution [47].
In Table 3.3 the performance of low-power SAR ADCs in the literature are presented. The
effective number of bits is defined by Eq. 3.11 [47].
ENOB =
SNDRP − 1.76
6.02
(3.11)
where SNDRP is the peak SNDR of the converter (in dB). The signal to noise noise and
distortion ration (SNDR) is the ratio of the signal power to the total noise and harmonic
power at the output, for a sinusoid input [47].
To compare ADCs we are using two figures of merit (FoMs). The first FoM correlates to the
power consumption, the effective number of bits and the sampling rate of the ADCs (see
Equation 3.12) [48]. The second FoM correlates the silicon area with the effective number
of bits (see Eq. 3.13).
FoM1 =
P
fs · 2ENOB (3.12)
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FoM2 =
area
2ENOB
(3.13)
where P is the power consumption, fs is the conversion rate, and ENOB is the effective
number of bits.
Table 3.5: Comparison of successive approximation ADCs.
Ref. Year ENOB Rate Power Tech Area INL DNL FoM1 FoM2
(bits) (KS/s) (µW ) (µm) (mm2) (LSB) (LSB) (pJ/conv) (µm2)
[49] 1998 12 2000 7200 0.7 17 - - 0.8789 4.1504·103
[50] 2001 11.6 1000 1500 0.6 1.5 0.5 0.5 0.4832 483.21
[51] 2007 7.5 500 7.75 0.18 1 0.31/-0.28 0.17/-0.24 0.0856 5.5243·103
[52] 2008 10 500 39.56 0.13 1.4 0.1009 0.1429 0.0773 1.3672·103
[53] 2008 9.4 100 1.93 0.13 0.18 - - 0.0286 266.43
[54] 2008 8.65 137 13.4 0.18 0.46 0.38 0.56 0.2435 1.1451·103
[55] 2009 11.7 1 0.77 0.18 - - - 0.2314 -
[56] 2009 9.4 500 42 0.18 1.44 0.76/-0.76 0.76/-0.8 0.1243 2.1315·103
*[57] 2009 6.65 20 0.68 0.25 0.035 0.5/-0.5 0.5/-0.5 0.3386 348.51
*[58] 2009 8.7 1000 430 0.35 - 0.5/-0.5 0.48/-0.48 1.0340 -
*[59] 2009 11.9 20 38 0.35 0.17 0.85/-0.85 0.7/-0.7 0.4972 44.48
*[60] 2009 7.8 100 0.9 0.13 0.07 0.5/-0.5 0.5/-0.5 0.0404 314.09
[61] 2009 9.2 100 1 0.13 - - - 0.0170 -
[62] 2009 12 50 60 0.18 0.24 0.8/-0.8 0.6/-0.6 0.2929 58.59
[63] 2010 10 1000 30.3 0.18 0.25 1 1 0.0296 244.14
[64] 2010 8.39 1000 147.6 0.13 0.18 - - 0.4399 536.58
[65] 2011 7.81 25 0.35 0.13 - 0.5 0.25 0.0623 -
[66] 2011 8 100 2.8 0.065 - 1 0.4/-0.4 0.1094 -
[67] 2011 11.6 50 540 0.18 - - - 3.4792 -
[68] 2011 12 120 2950 0.18 0.32 0.7/-0.66 0.68/-0.54 6.0018 78.13
[69] 2011 8 1600 21 0.18 0.073 3.11/-1.90 1.62/-1 0.0513 285.16
*[70] 2012 8.6 25 0.16 0.18 0.04 0.5/-0.4 0.42/-0.31 0.0165 103.09
*[71] 2012 8 16 0.45 0.18 0.078 0.075 0.05 0.1099 304.69
[72] 2012 7.8 2 0.101 0.35 0.16 0.27/-0.20 0.34/-0.18 0.2266 717.94
*SAR ADC’s designed for neural applications
Smaller FoMs correspond to a more efficient ADC. This two FoMs are plotted against each
other in Fig. 3.13. The design goal is to reach the bottom left corner. From this graph,
we observe that the most efficient SAR ADC design is reported in [70] and interestingly is
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intended for neural applications.
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Figure 3.13: FoM1 vs FoM2 for SAR ADCs (red triangles annotate the ADCs designed for
neural recordings).
3.4 Spike Detection
The spike detection sequence in its most general form is shown in Fig. 3.14. Spike detection
can be implemented either in the analogue or digital domain. Analogue detection is preferred
when higher time resolution is required [73]. Spike detection is fundamentally based on
thresholding the amplified neural signal. Optionally the signal is preprocessed, to enhance
the signal-to-noise ratio (SNR), using spike activity enhancing operators [74, 75, 76] in order
to boost the spike features relative to background activity.
The topology of the single threshold is straightforward; using a comparator that takes the
recorded signal and threshold value as its inputs and outputs the detection result (Fig. 3.14).
The threshold can be either fixed (set at pre-determined value), programmable (adaptively
set by off-line algorithms that track background activity and noise), or adaptive (adaptively
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set on-chip using hardware efficient statistical methods).
Alternatively two thresholds can be used. In this case, in order to have a positive spike
detection both the signals at the positive and negative path must, within a predefined time
window, cross the two separate thresholds [77]. This method will be referred to as dual
thresholds (DT) [78].
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Figure 3.14: General spike detection architecture.
3.4.1 Operators for Signal Preprocessing
In this section, the operators for signal preprocessing (enhancing spikes against noise) will
be presented.
3.4.1.1 Exponent
A proposed operator for signal pre-processing is taking the exponent of the neural signal.
The key feature of this processor is that it takes advantage of CMOS characteristics in weak
inversion [48]. A circuit implementation of a spike detector with exponential preprocessor
has recently been reported to consume only 1.5 nW [76].
3.4.1.2 Negation, Absolute and Square
Other proposed operators are negation (inverting the signal before thresholding) and abso-
lute value (simultaneously thresholding the positive and negative path of the signal) [79].
To enhance the input signal where the amplitude is high the voltage squarer operator is
used [80].
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3.4.1.3 Non-linear Energy Operator (NEO)
A commonly used operator is the non-linear energy operator (NEO) [81, 74], originally
proposed as the Teager energy operator (TEO) as a simple way to compute the energy of a
time varying signal [82]. The mathematical representation of the NEO in continuous time
is given by Eq. 3.14 and in discrete time by Eq. 3.15.
y(t) = x˙2(t)− x¨(t) · x(t) (3.14)
where x is the input signal, y the NEO processed signal and t is the time.
yn = xn
2 − xn+1 · xn−1 (3.15)
where n is the sample point.
The NEO works well with neural signals since it enhances signal instances where both
amplitude and frequency (energy) are high. The energy content (not just the amplitude) of
spiking activity is higher than that of background activity. Fig. 3.15 illustrates the effect
of the NEO on the SNR of a neural signal segment.
Raw Neural Signal
NEO Processed Neural Signal
Figure 3.15: NEO effect on the SNR of a neural signal segment (amplitude not to scale).
However, it must be noted that the NEO is more of a qualitative indication of where the
energy of the neural signal is high; it does not compute exactly the signal energy. The Teager
algorithm was developed to compute the energy of a sinusoidal signal. The neural signal
is the sum of many sinusoidal signals with different oscillation frequencies (see Eq. 3.16
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for mathematical representation of Fourier decomposition for any signal [83]) and noise.
When different frequencies and noise are present in the signal, convolution terms must be
integrated in Eq. 3.14 and Eq. 3.15 to compute the exact energy.
x(t) =
1
2
α0 +
∞∑
k=1
(αkcos(kt) + βksin(kt)) (3.16)
A variation of the NEO is the expanded non-linear energy operator (ENEO), described in
Eq. 3.17.
yn = xn
2 − xn+k · xn−k (3.17)
where k is any integer.
Another modified NEO is the smoothed non-linear energy operator (STEO) [84]. This
approach introduces frequency-domain windowing as described in Eq. 3.18.
STEO[xn] = wn ∗ yn (3.18)
where wn is the Hamming window of length L (suggested L=5), and (∗) the convolution
operator.
Hamming window is defined in Eq.
w(n) = 0.54− 0.46cos
(
2pi · n
N
)
, 0 ≤ n ≤ N (3.19)
where N is L-1.
3.4.1.4 Wavelet Transform
Two more hardware intensive approaches for signal processing prior to detection are the
discrete wavelet transform (DWT) [85, 86] and stationary wavelet transform (SWT) [87, 86].
The wavelet decomposition is a novel signal representation method and was originally pro-
posed as an efficient method of analyzing image information content [88] as a transformation
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both in frequency and time domain (the Fourier transform decomposes the signal only in
the frequency domain).
The continuous wavelet transform (CWT) has also been used for spike detection [89], where
the signal is decomposed by the wavelets described in Eq. 3.20 [90].
ψ(s, τ) =
1√
s
ψ
(
ψ − τ
s
)
(3.20)
where s is the scale factor, τ is the translation factor, and s−1/2 serves for energy normali-
sation.
3.4.1.5 Matched Filter (MF)
The matched filter (MF) technique has been used to enhance the spikes against background
activity [91]. In matched filtering the input signal is correlated to a known neuron template.
The template is the average of detected spikes and requires training to be derived. The
matched filter pre-processing, even though has higher computational complexity, performs
worse than the NEO and abs processors in both cases of overlapping and non-ovelapping
spikes [79].
3.4.1.6 Valley Detection (VD)
A proposed method to remove artefacts from the recorded signals is valley detection (VD)
[92, 93]. The proposed algorithm detects all peaks and valleys and pairs them up. Then,
the average of all peaks and valleys is subtracted from the input signal.
3.4.1.7 Methods Comparison
The question arises on how to choose which pre-processor, if any, to use. The most sig-
nificant criteria are spike detection accuracy and computational complexity of the algo-
rithm. In [74] they compared NEO, absolute value and SWTP and concluded that the
NEO offers the best trade-off between the two. Accuracy was quantified by the false alarm
rate PFA (Eq. 3.21) and the detection rate PM (Eq. 3.22). The complexity is defined as
Nadditions+10Nmultiplications and is computed at 1.058, 21.0028 and 450.0028 for absolute
value, NEO and SWTP respectively.
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PFA =
number of false positives
number of true negatives
(3.21)
where the false positives are the samples that are assigned as part of a spike by the spike
detector where no spike truly occurred and true negatives are the samples that are correctly
assigned as non-spikes.
PM = 1− number of false negatives
number of true positives
(3.22)
where false negatives are the samples assigned as non-spikes but should be assigned as part
of a spike and true positives are the samples correctly assigned as part of a spike.
In order to quantify all the decision trade-offs, a cost function (Eq. 3.23) dedicated to
pre-processor evaluation has been proposed in the literature [79]. However, the compre-
hensiveness of this function renders it exceedingly complicated and thus, difficult to use for
actual comparison. Furthermore, the resolution the second and third terms (with weights
w2 and w3) are not directly applicable when discussing analogue implementations, as they
include the resolution and sampling rate. If those terms are eliminated, the cost function
is over-simplified to a quantification of the true positives probability.
CF (PD, nFa, pp) = w1 · PD − w2 (rms ·m · PD + nFa) · n · b
BW
− w3C(pp) · Fs · n
Fc
(3.23)
where PD is the correct detection probability, nFa is the number of false detections per sec-
ond, w1,2,3 are assigned weights, rms is the maximum firing rate per neuron, m is maximum
number of recorded neurons per channel, n is the number of channels, Fs is the sampling
rate, b is Fs times the transmission resolution in bytes, BW is the transmission data rate,
C(pp) (pp is the pre-processor) is the number of clock cycles required to compute one value,
and Fc is the clock frequency.
3.4.2 Algorithms to Set the Threshold
Different approaches have been proposed to track background activity and hence set an
appropriate threshold for spike detection. These methods differ in efficiency and compu-
tational complexity. The most computationally intense offer increased accuracy but limit
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application to oﬄine methods. Therefore, a constant communication link would be neces-
sary in order to achieve real time operation. Alternatively, the threshold can be updated
in pre-set time intervals.
A requirement of the majority of methods is that the background activity figure must be
multiplied by a scaling factor c. So, in multi-channel neural interfaces this factor would be
either the same for all channels (pre-determined and thus not optimised for each channel)
or an extremely large amount of data should be simultaneously processed in order to derive
this factor.
3.4.2.1 Root Mean Square (RMS)
In root mean square (RMS) [94] the threshold is set as a multiple of the standard deviation
of the input signal, but is inherently noise-sensitive [95]. The RMS value of the input signal
is defined in Eq. 3.24.
thrRMS = c · 1
N
√√√√ N∑
n=1
(x(n)− x¯)2 (3.24)
where x¯ is the mean value of the input signal.
3.4.2.2 Median Absolute Deviation (MAD)
In [96] it was proposed that the median absolute deviation (MAD) could be used to estimate
the background noise. The MAD algorithm is described in Eq. 3.25.
MAD(xn) = c · median|xn − x¯|)
0.645
, n = 1...N (3.25)
3.4.2.3 Stationary Wavelet Transform Product (SWTP)
An algorithm to set the threshold is the stationary wavelet transform product (SWTP)
[97]. Stationary wavelet transform (SWT) for five consecutive scales is computed and the
scale with the maximum sum of absolute coefficients values is found. Then, the point-
to-point product (P (n)) of the coefficients of this scale times the coefficients of the two
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previous scales is calculated, where n is the length of the coefficients vector. Finally, the
SWTP is the convolution of P (n) with a Barlett window w(n) (Eq. 3.26) as described in
Eq. 3.27.
w(n) =
{
2n
N , if 0 ≤ n ≤ N2
2− 2nN , if N2 ≤ n ≤ N
(3.26)
where N is L-1 and L is the window length.
SWTP (n) = c · 1
N
N∑
1
w(n) ∗ P (n) (3.27)
3.4.2.4 Cap Fitting Algorithm (CF)
This models the noise as coloured Gaussian random process and fits it to an autoregressive
model. The incoming data are originally assumed to be noise with a probability density
function (PDF), defined in Eq. 3.28. The standard deviation (σ) is computed by a least
square log-log fitting. Based on the value of the standard deviation, and subsequently
template matching, the data are classified as either noise or spiking activity [98].
f(x) =
1√
2piσ2
exp
(
− x
2
2σ2
)
(3.28)
3.4.2.5 Duty Cycle Keeping (DCK)
This is an automated method to compute the rms level of the background noise [99]. It
assumes that the noise has Gaussian distribution and the threshold is set at a multiple (5
or higher) of the rms level of the noise, which is computed through a feedback loop. The
block diagram of DCK is shown in Fig. 3.16.
3.4.2.6 Max-Min Spread (MMS)
This involves dividing the signal into 2 ms segments with 50% overlap. For each segment
the difference between the maximum and minimum value is computed. Consequently, these
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Figure 3.16: Block diagram of the duty cycle keeping (DCK) automatic spike detection
(adapted from [99, 100]).
values are sorted in ascending order and averaged. Segments with spread more than 1-a (a
is set 0.6) are considered to be correspond to spikes [100].
3.4.2.7 Absolute Maximum Comparison (AMC)
In [101] an adaptive threshold fairly simple to be implemented with digital electronics. The
neural signal is pre-processed either by an absolute or NEO operator. The signal is divided
into 50 ms periods and for each segment the maximum absolute value of the signal amplitude
is computed. This value is compared to the computed value for the previous segment and
if it larger by k times, then the presence of a spike is assumed. Otherwise, the threshold is
updated. This method will be referred to as absolute maximum comparison (AMC).
3.4.2.8 Mean Feedback (MF)
The threshold is initially set at the mean value of the neural signal. The results from spike
sorting are fed back to the spike detector updating the threshold [102].
3.4.2.9 Local Average
An automatic way to find the threshold by computing the local average (Eq. 3.29) was
proposed in [103].
H(s) =
G
sτ + 1
(3.29)
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where G is the gain and τ is the time constant.
3.4.2.10 Methods Comparison
A comparison between RMS, MAD, CF, DCK and MMS was presented in [100]. Once more,
the comparison criteria were accuracy and computational complexity. For all methods,
given a set false positives ratio, the true positive ratio is varying less than 10% among the
methods. The worst performing, and most aﬄicted by lowering the SNR are the DCK
and RMS. However, the computational complexity, computed in floating-point operations
(FLOPs), spans from 4,802 for RMS to 8,643,601 for MAD.
3.4.3 Integrated Circuit Realisations
In this section, we are presenting the hardware implementation (analogue and/or digital) of
several spike detectors. Requirements of hardware spike detectors are real-time, autonomous
and low-power operation, and functioning at realistic SNRs [79]. Table 3.4.3 compares key
features of selected integrated spike detectors.
Table 3.6: Comparison of hardware implementations of spike detectors.
Ref. Year Mode Operator Threshold Tech Area Power
(µm) (mm2) (µW)
[99] 2003 analogue no DCK 1.5 0.094 57
[104] 2005 analogue no programmable - - -
[105] 2008 analogue no programmable 0.35 0.24* 42.3*
[103] 2008 analogue squared local average 0.18 - 0.1046
[106] 2009 analogue NEO programmable 0.18 0.07 0.78
[76] 2009 analogue exponent programmable 0.35 - 0.0015
[87] 2010 digital SWT DCK 0.13 0.09 0.45
[107, 108] 2011 analogue squared DCK 0.5 - 270
[109] 2012 digital no programmable 0.13 0.16* 2.8*
*These values are for the entire channel (more than spike detector).
For the hardware computation of the local average of the input signal, four transconductors
are used to realise a filter with transfer function described in Eq. 3.30 [103]. Two of the
transconductors (gm1a and gm1b) with same tranconductance gm1 act as source followers
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with large time constant. The other two transconductors (gm2 and gm3) construct an all
OTA amplifier.
H(s) =
1
sC · g−1m1 + 1
· gm2
gm3
(3.30)
One of the key limiting factors for operators and threshold setting methods that can be
implemented in hardware is the power consumption, which in turn sets limits to the com-
putational complexity of the implemented methods. As it is shown in Table 3.4.3, the only
adaptive threshold methods implemented are DCK, the one with the lowest computational
complexity [100], and local averaging that can be realised with low-power analogue filters
[103].
A larger variety of methods have been used for pre-processing (NEO, exponent, voltage
squarer, SWT). In the case of operators the selection of the method depends not only on its
complexity but also on the implementation mode (digital or analogue). For example, SWT
would be extremely challenging to implement in analogue hardware. In Chapter 5, we in-
vestigate some of the aforementioned algorithms and establish their comparative accuracies
through a series of simulations.
3.5 Spike Sorting
As mentioned previously, each electrode can observe activity from up to 5-10 units [110, 111].
If therefore, the spike event together with the originating neuron can be determined, this
can massively reduce the data rate. This information extraction chain typically consists
of alignments, feature extraction and clustering (i.e. classification). For an on-chip imple-
mentation, this can greatly reduce the required communication bandwidth of each channel,
and therefore increase the number of implemented channels to allow for a higher spatial
resolution.
3.5.1 Alignment
Aligning the detected spikes is an important step preceding further signal processing (fea-
ture extraction and clustering). Typically, during feature extraction the spike waveform
is projected to a space with reduced dimensions compared to the sampled signal. This
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projection can be severely compromised without a stable reference point [112].
3.5.1.1 Maximum Point Alignment
An obvious spike feature suitable to be used as alignment marker is its maximum. However,
that maximum can be dislocated because of insufficient sampling. To avoid this pitfall, more
convoluted algorithms have been developed [113].
3.5.1.2 Maximum Projection Alignment (MPA)
In maximum projection alignment (MPA), the spike waveform is compared to its two first
principal components (principal component analysis is explained in detail in Section 3.5.2),
and the alignment point is chosen to be at the correlation maximum of the spike and the
first principal component.
3.5.1.3 Maximum Integral transform Alignment (MITA)
In maximum integral transform alignment (MITA), the positive and negative phases of
the spike are integrated separately, and subsequently are aligned to both the integrations’
maxima.
The MPA error is zero, whereas the MITA error is 1.2%. However the MPA computational
complexity is 2,200 times larger than the MITA’s.
3.5.2 Feature Extraction
Feature extraction simplifies the classification process of spikes by selecting the features
that best describe them. This leads to dimensionality reduction; instead of comparing n
variables, where n is the number of sample points, we have m variables (m <n) , where m
is the number of selected features. For example, some basic features include the amplitude,
width, power, or phase of the spike [114]. Fig. 3.17 shows these features for three different
spike types.
Typical analytical methods to obtain features are: principal components analysis (PCA)
[115], discrete wavelet transform (DWT) [116, 85, 117], discrete derivatives (DD) [74], tem-
plate matching (TM) [118, 119], zero-crossing features (ZCF) [120], autoregressive (AR)
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Figure 3.17: Basic spike features (positive and negative peak) for three neuronal spikes.
modeling [121] and integral transform (IT) [122]. The derivation of DWT features is the
same as described in Section 3.4.1. For dimensionality reduction the optimal for spike
separation DWT coefficients must be selected.
3.5.2.1 Principal Component Analysis (PCA)
This is a technique that extracts linearly uncorrelated components from the input signal.
These principal components are the eigenvectors of the autocorrelation matrix of the original
signal, and their number is equal to the number of samples. However, the most significant
information is contained in the first few. Fig. 3.18 illustrates the clustering results on a
dataset when using PCA for feature extraction.
3.5.2.2 Discrete Wavelet Transform (DWT) and Stationary Wavelet Transform
(SWT)
Wavelet transform was introduced to spike representation because of its robustness to noise
and ability to represent signal with sharp spikes [123]. In both DWT and SWT a mother
wavelet is used. The most general form of the mother wavelet is defined in Eq. 3.31 [90].
Different types of mother wavelets exist among which the Haar wavelet is the simplest one.
However, the Haar wavelet has also shown high level of accuracy [74].
ψj,k =
1√
s0j
ψ
(
t− kτ0s0j
s0j
)
(3.31)
where j and k are integers, s0 is the expansion step (s0 >1), and τ0 is the translation
factor.
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Figure 3.18: Test dataset 2 showing: (a) a 1 s segment at noise levels of 0.05 to 0.2 (from
top to bottom), and (b) a two dimensional representation of the clustering space when using
three principle components (z-axis is 3rd principle component - not shown).
In order to determine the wavelet coefficients the operator representation of filters can be
used [123]. To cover the entire signal bandwidth or band (B), at each decomposition step
a high-pass (HP) and a low-pass (LP) filter must be used (Fig. 3.19).
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Figure 4
Splitting the signal spectrum with an iterated filter bank.
The filter bank needed in subband coding can be built in several ways. One way is to build many band-pass filters to
split the spectrum into frequency bands. The advantage is that the width of every band can be chosen freely, in such a
way that the spectrum of the signal to analyze is covered in the places where it might be interesting. The
disadvantage is that we will have to design every filter separately and this can be a time consuming process. Another
way is to split the signal spectrum in two (equal) parts, a low-pass and a high-pass part. The high-pass part contains
the smallest details we are interested in and we could stop here. We now have two bands. However, the low-pass part
still contains some details and therefore we can split it again. And again, until we are satisfied with the number of
bands we have created. In this way we have created an iterated filter bank. Usually the number of bands is limited by
for instance the amount of data or computation power available. The process of splitting the spectrum is graphically
displayed in figure 4. The advantage of this scheme is that we have to design only two filters, the disadvantage is that
the signal spectrum coverage is fixed.
Looking at figure 4 we see that what we are left with after the repeated spectrum splitting is a series of band-pass
bands with doubling bandwidth and one low-pass band. (Although in theory the first split gave us a high-pass band
and a low-pass band, in reality the high-pass band is a band-pass band due to the limited bandwidth of the signal.) In
other words, we can perform the same subband analysis by feeding the signal into a bank of band-pass filters of
which each filter has a bandwidth twice as wide as his left neighbor (the frequency axis runs to the right here) and a
low-pass filter. At the beginning of this section we stated that this is the same as applying a wavelet transform to the
signal. The wavelets give us the band-pass bands with doubling bandwidth and the scaling function provides us with
the low-pass band. From this we can conclude that a wavelet transform is the same thing as a subband coding scheme
Figure 3.19: Wavelet decomposition by filter bank (extracted from [90]).
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The advantages of DWT over SWT are that each decomposition step requires half the
computations of the previous step and that the number of wavelet coefficients is always
smaller than the original samples number. However, SWT alleviates shift variability of
DWT (computing the wavelet coefficients for the input signal and a shift version of it yields
different results) by up-sampling the decomposition filters [86].
3.5.2.3 Discrete Derivatives (DD)
This is based on computing the derivatives at each sample point of the spike waveform
according to Eq. 3.32 [74].
ddδ(n) = s(n)− s(n− δ) (3.32)
where s is the spike signal, n the sample point, and δ the time delay. Previous work used
three different values for the delay: δ =1,3,7. Therefore, the dimensionality of the feature
space increases by a factor of three compared to the original number of samples of the
spikes. To decrease the dimensionality, the most significant DD coefficients are selected
[124].
3.5.2.4 Zero Crossing Features (ZCF)
Here, two features are selected: ZC1 (see Eq. 3.33) and ZC2 (see Eq. 3.34). The extracted
features are better illustrated in Fig. 3.20. Major advantage of this method is that features
are extracted on-the-fly, hence no oﬄine training is required.
ZC1 =
Z−1∑
n=0
x(n) (3.33)
ZC2 =
K−1∑
n=Z
x(n) (3.34)
where K is the number of sample points and Z is the point of the first zero crossing after
detection.
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individual features falls sharply with a decrease in the signal to 
noise ratio (SNR). The question considered by this research 
was, could these visually distinctive elements be combined in 
some manner to create a new set of spike extraction features 
that are unique, resilient to noise and computationally efficient.  
Consider that the information related to all of these visual 
elements is contained within the area (or energy) of the 
positive and negative lobes of a typical spike. For example, 
consider the spike shown in Fig. 2 with a zero crossing 
between a negative lobe and a positive lobe. Although, it is 
theoretically possible to have multiple neurons generating 
spikes with exactly the same energy before and after the zero 
crossing, experimentally recorded spike waveforms show 
considerable differences in these elements, making it 
worthwhile to study their applicability for spike sorting. 
Let us define a set of two features ZC1 and ZC2 
mathematically expressed as 
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!"#$#% &!" '(% )"#%*+,-#$%./% (0,12#(% '*% 0% (1'3#% 0*4% &#" is 
the index of first zero crossing after the spike has been 
4#)#5)#46%7"#%802+#%./%&#" in (2) is thus the first zero crossing 
after the spike has already been detected. Features in (2) can 
also be seen as recording the pre-zero-crossing and post-zero-
crossing areas of the spike. Collectively, these features are 
referred to as Zero-Crossing Features (ZCF) for the rest of the 
paper and are graphically represented in the Fig. 2 example. 
The factor $!" is the average number of samples in a spike and 
is fixed for all spikes. It is possible to have spikes that are 
shorter or larger than $!" (0,12#(6% 9.!#8#$% &!" is a 
predetermined number and is dependent on the sampling rate 
of the system. 
When a spike is generated, the electrode potential can 
change very rapidly, and a significant portion of the spike may 
already have been passed by the time the spike is detected. For 
example, in Fig. 2 the spike is detected when the electrode 
potential crosses the negative threshold. It can be seen that 
some samples of the spike have already passed when the 
detection occurs; these samples may contain useful 
information regarding the spike and thus need to be stored in a 
buffer and included in the calculation of ZC1. As described in 
Section IV, for a sampling rate of 20Ksps, experimental results 
show that a buffer length of only 3 samples can successfully 
capture all the useful samples before the onset of the spike, as 
depicted in Fig. 2. A typical spike is about 1.5ms long, which 
at 20Ks1(%(0,12'*:%$0)#%0,.+*)(%).%;<%(0,12#(6%7"#%/05).$%&K=%
in (2) is thus set to 30 and is dependent on the sampling rate.  
It must be noted that, if a case occurs where the original 
spike shape has no zero crossing, i.e. it is either entirely 
positive or entirely negative, then ZC1 represents the total area 
of the spike while ZC2 remains zero (or close to zero 
depending on noise). The ZCF can still be used to sort the 
spikes if the ratio of ZC1 to ZC2 is different from other spikes 
shapes. In a rare case, if multiple non-zero-crossing spike 
shapes are present in the channel, then ZC2 will be zero for 
both shapes, yet the ZC1 can distinguish between different 
neurons based on the area of the two spike shapes. 
2) Integral Transform 
Integral Transform (IT), presented in [13, 25] and 
evaluated in [10], also uses area under the curve of two 
different regions on a spike as the spike sorting feature set. The 
method requires offline training and analysis of the channel for 
determination of various spike parameters necessary to define 
the regions of interest, including the precise location of lower 
and upper bounds for area calculation. However, an objective 
method is still lacking in literature [10, 13, 25] for 
determination of these parameters to attain optimal 
performance. It is thus not possible to reproduce and reconfirm 
the results presented therein.  
Although ZCF and IT may appear to be similar, as both 
rely on area under the positive and negative lobes, there exist 
several major mathematical and hardware implementation 
differences. Both feature sets span different feature subspaces 
and there exists no combination of IT parameters that gives the 
same results as ZCF. This is because the boundaries in IT are 
computed offline and are thus predetermined and fixed. The 
boundaries in ZCF are adaptive and thus change depending on 
when a signal crosses the zero-line. As is discussed in section 
III and Fig. 4, when the spikes in a channel are aligned at their 
onset, as is the case when using spike detectors discussed 
earlier in section II.A, the zero-crossing of each spike-shape is 
different from zero-crossing of other spike-shapes. As a result, 
there is no setting of IT boundaries that can correspond to the 
zero-crossing of all the spikes; in contrast ZCF is designed to 
do exactly that. Consequently, ZCF and IT will always 
produce different features and result in different spike sorting 
performances.  
ZCF has a major advantage over IT in that there are no 
parameters to be determined, no offline training required and 
no user intervention necessary at any stage. ZCF offloads the 
computational load to external proces(.$(% &0/)#$=% /#0)+$#-
extraction. IT offloads the computational load to external 
1$.5#((.$(% &-#/.$#=% /#0)+$#-extraction. The result is that IT 
 
Fig. 2.  Graphical representation of ZCF features for an example spike 
detected using dual thresholds. A spike is detected when either threshold is 
crossed. This figure assumes spike length K =30, and pre-detection buffer 
length = 3. A zero-crossing detector (ZCD) detects when the zero level is 
crossed. ZC1 is the sum of all the values before zero-crossing and ZC2 is the 
sum of values after zero-crossing. Since the spikes are aligned according to 
their onset as detected by the spike detector, different spike shapes have 
different zero-crossing locations. Thus the number of samples in ZC1 and 
ZC2 varies for all the spikes. An example false alarm is also depicted. 
Figure 3.20: Feature extraction for ZCF (extracted from [120]).
3.5.2.5 Template Matching (TM)
In template matching, the features of n types of neurons are gathered in a database gener-
ating n templates and then compared to the features of the spikes to sort. The distance and
similarity functions used to compare the incoming spikes to the templates are accumulated
in Table 3.5.2.5.
However, the drawback is t at it requir s a training peri d to s t the templates. Typically
training is performed automatically by off-chip software, using one of the aforementioned
clustering/sorting methods, and it has to take place periodically to account for shifts of
the recordings electrodes in the cortex. The advantage of TM is that is readily hardware
implementable.
3.5.2.6 Integral Transform (IT)
This uses two features: IA (see Eq. 3.35) and IB (see Eq. 3.36). IA is the average of the
values of all sample points of the positive phase of the spike. Respectively, IB is the average
of the values of all sample points of the negative phase of the spike.
IA =
1
NA
NA∑
n=1
x(n) (3.35)
IB =
1
NB
NB∑
n=1
x(n) (3.36)
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Table 3.7: Distance and similarity measures used in template matching [125].
Measure Form
Minkowski distance or Lp norm D(xi, xj) =
(
d∑
l=1
|xil − xjl|p
)1/p
Euclidean distance or L2 norm D(xi, xj) =
(
d∑
l=1
|xil − xjl|2
)1/2
City-block distance or L1 norm D(xi, xj) =
d∑
l=1
|xil − xjl|
Sup distance or L∞ norm D(xi, xj) = max
1≤l≤d
|xil − xjl|
Squared Mahalanobis distance D(xi, xj) = (xi − xj)T cov(xi, xj)−1(xi − xj)
Pearson correlation D(xi, xj) = (1− rij)2*
Point symmetry distance D(xi, xr) = min
j=1,...,N andj 6=i
||(xi−xr)+(xj−xr)||
||xi−xr||+||xj−xr||
Modified point symmetry distance D(xi, xr) =
NS∑
j=1
||xi∗−xj ||
NS
· ||xi − xr||
Cosine similarity S(xi, xj) = cosα =
xi
T xj
||xi||||xj ||
*where rij =
d∑
l=1
(xil−x¯i)(xjl−x¯j)√
d∑
l=1
(xil−x¯i)2
d∑
l=1
(xjl−x¯j)2
3.5.2.7 Autoregressive Model (AR)
It has been shown that the spike signal can be modelled using an autoregressive (AR)
model (described by Eq. 3.37) of p-th order (the coefficients are computed using the Burg
algorithm), to separate the signal from background activity.
xt = c+
p∑
(i=1)
φixt−1 + t (3.37)
where φ1, ..., phip are the parameters of the model, c is a constant and t is white noise.
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In Section 6.2 in Chapter 6, we investigate the efficiency of spike sorting when the features
used are the coefficients of the AR model for each spike.
3.5.2.8 First Derivative Features (FD)
A method based on the derivation of the spike waveform in the discrete domain is proposed
in [126]. The selected features are the positive and negative peak of the spike first deriva-
tive, and the peak of the spike itself. In this thesis, we will refer to this work as the FD
method.
3.5.2.9 Sample Point Comparison (PP)
A brute force approach to spike sorting is to use the sampled spike waveform directly instead
of extracting features (i.e. with no dimensionality reduction). This method is herein referred
to as point-to-point comparison (PP).
3.5.2.10 Methods Comparison
The most significant criteria are spike sorting accuracy and computational complexity of
the algorithm. In [74] they compared PCA, DWT, DD and IT. Features are extracted with
each method and subsequently, spikes are classified using Matlab c-means function (refer to
Section 3.5.3). The datasets used are simulated with prior knowledge of spike timing and
cluster classification. Accuracy is quantified as the percentage of correctly classified spikes
(including spike detection error). The complexity is defined as Nadditions+10Nmultiplications
and is computed at 57024, 5880, 205 and 72 for PCA, DWT, DD and IT respectively.
They concluded that DD offers the best trade-off between accuracy and complexity. We are
performing further comparisons in Chapter 6.
3.5.3 Clustering
Once the features have been extracted they can be separated into their m-dimensional space,
usually referred to as classification (or clustering). There exist several clustering algorithms
(based on different partitioning methods) including k-means clustering [127], fuzzy k-means
clustering [114, 128], fuzzy c-means clustering [124], Bayesian clustering [129], superparam-
agnetic clustering [85], expectation maximization (EM) [130, 131], artificial neural networks
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(ANN) [81, 91] and template matching [132, 133]. Among these spike sorting methods, tem-
plate matching is the most straightforward thus easily hardware implementable [122]. A
comprehensive review of clustering methods used in biomedical applications is provided in
[125]. Here we shall summarise the general principles of each including trade-offs.
3.5.3.1 Bayesian Clustering
In Bayesian clustering, the classes are constructed by multivariate Gaussians (normal gaus-
sian distribution generalised to higher dimensions). The probability that a spike belongs to
a certain class is regulated by Bayes’ rule given in Eq. 3.38. [134, 135].
P (ck|x, θ1 : k) = P (x|ck, θk)P (ck)∑
k(P (x|ck, θk)P (ck)
(3.38)
where P is the probability, k is the class, θk defines the parameters of class k, x is the input
data vector, ck is the cluster matrix, µ is the mean of the ck matrix, and Σk is the covariance
of the ck matrix.
Fig. 3.21 illustrates the results of Bayesian clustering using the first two principle compo-
nents (feature extraction method is PCA). Noting that Bayesian clustering requires prior
knowledge of the number of clusters.R64 M S L wicki
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Figure 9. Application of Gaussian clustering to spike sorting. (a) The ellipses show the three-
sigma error contours of the four clusters. The lines show the Bayesian decision boundaries
separating the larger clusters. (b) The same data modelled with nine clusters. The elliptical line
extending across the bottom is the three-sigma error contour of the largest cluster.
Classification is performed by calculating the probability that a data point belongs to
each of the classes, which is obtained with Bayes’ rule
p(ck|x, θ1:K) = p(x|ck, θk)p(ck)∑
k p(x|ck, θk)p(ck)
. (5)
This implicitly defines the Bayesian decision boundaries for the model. Because the cluster
membership is probabilistic, the cluster boundaries can be computed as a function of
confidence level. This will yield better classification, because if the model is accurate
the boundaries will be optimal, i.e. the fewest number of misclassifications.
The class parameters are optimized by maximizing the likelihood of the data
p(x1:N|θ1:K) =
N∏
n=1
p(xn|ck, θ1:K) . (6)
For the examples shown here, the cluster parameters were obtained using the publicly
available software package AutoClass (Cheeseman and Stutz 1996). This package uses the
Bayesian methods described above to determine both the means and the covariance matrices
as well as the class probabilities, p(ck).
The ellipses (or circles) in figure 9 show the three-sigma (three standard deviations) error
contours of the Gaussian model for each cluster. The figure illustrates two different models
of the data, one with four clusters and one with nine. In this case, the clusters corresponding
to the two large spikes appear in both solutions, but this illustrates that choosing the number
of clusters is not always an easy task. This issue will be discussed further below. Note
that the cluster in the middle, corresponding to the background spikes, is not modelled by
a single class, but by two or more overlapping Gaussians.
The lines in figure 9(a) shows the Bayesian decision boundaries that separate the three
larger clusters. The decision boundary for the smaller circular cluster is not shown, but it
is in roughly the same position as the cluster’s error contour.
If the Gaussian cluster model were accurate, most of the data would fall within the
three-sigma error boundary. In this case, three of the contours match the variability in the
data, but the upper-right contour is significantly larger than the cluster itself. The reason
Figure 3.21: Clustering results for Bayesian clustering. The elliptical lines show the three
sigma error. The contour lines set the cluster boundaries (a) The number of clusters is
preset at four. (b) The number of clusters is preset t nin . (extracted from [134])
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3.5.3.2 K-means Clustering
K-means clustering is a method that aims to partition the spikes (using the selected feature
space) into k clusters, in which each spike belongs to the cluster with the nearest mean, as
described by Eq. 3.39.
argS min
k∑
(i=1)
∑
(xj∈Si)
‖xj − µi‖2 (3.39)
where n is the number of spikes, (x1, x2... xn) is the set of spike features (each of m-
dimension), k is the number of clusters (k≤n) and Sk are the different sets (i.e. spike
classes). k-means aims to determine the clusters such as to minimise the sum of squares
within each cluster.
K must be set by the user. The iterative process is as follows. Firstly the initial cluster
centers are the first k vectors. Secondly, the incoming vectors are classified according to
proximity with the clusters centers. Thirdly, the new centers are calculated as the mean of
the cluster, and fourthly, the incoming vectors are re-classification according to minimum
distance until no more change occurs.
This is generally implemented as an iterative algorithm that converges towards the solution.
Depending on the feature types (and their dimensionality) the number of iterations required
for convergence will vary.
3.5.3.3 Fuzzy K-means Clustering
In contrast with Aristotelean logic, fuzzy logic introduces soft boundaries to define the
properties of sets and the rules constructing the interaction between sets [136]. Fuzzy k-
means is a variation of the k-means algorithm. The basic architecture of fuzzy k-means is
shown in Fig. 3.22. The fuzzy knowledge base contains the IF-THEN fuzzy rules, defined
in Eq. 3.40. The advantage of fuzzy k-means over k-means is that prior knowledge of the
number of clusters is not required [128].
Rl : IF x1 is A1
l AND .... AND xn is An
l THEN y is Bl (3.40)
where Ai
l and Bi
l are the fuzzy sets and ~x = [x1, ..., xn]
T and y are the language vari-
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Figure 3.22: Block diagram of the fuzzy k-means algorithm.
3.5.3.4 Fuzzy c-means Clustering
This is a clustering method allowing the incoming data to belong to more than one cluster.
It is non-determinist and may requiring averaging (or taking the median) in order to define
the cluster number in the training period [74]. The advantage is that the clusters can be
automatically set. It is an iterative process designed to minimize the cost function define
in Eq. 3.41 [137].
Jm =
N∑
i=1
C∑
j=1
uij
m||xi − cj ||2 (3.41)
where xi is the input with l dimensions, cj is the cluster centre for the lth-dimension, uij is
the degree of membership of xi to cluster j and m is a real number (m>1).
3.5.3.5 Artificial Neural Networks (AAN)
Artificial neural networks (AAN) are inspired by biology and neurophysiology. They imitate
human brain models to process information and can expand on large systems consisted of
special non-linear processors called neurons.
Each node in the neuronal network is characterised by a state, an input set (coming from
other neurons) with weights and an equation defining its dynamic function. The weighs of
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the ANN are updated through a learning process that is realised through the minimisation
of a cost function. The basic artificial neuron model is illustrated in Fig. 3.23 [136].
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u y
OutputIn
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ts
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Figure 3.23: Basic artificial neuron model, where f(∗) is the activation function. The
synaptic weights are updated in the training phase through supervised or unsupervised
algorithms. (adapted from [136])
3.5.3.6 Superparamagnetic Clustering
This is based on the interactions of each sample point with its n surrounding points, where
n is the number of clusters. The classification is performed by Monte Carlo iteration
fluctuating the temperature parameter (i.e. temperature is randomly sampled creating
a large -over 100- number of samples to obtain probabilistic estimation of the classification
result) [85]. Superparamagnetic clustering is suitable for processing signals recorded from
a large number of channels thanks to its computational speed.
3.5.3.7 Expectation-Maximisation Algorithm (EM)
This is an iterative and unsupervised (i.e. no training phase required) clustering algorithm.
It determines a value φ¯ that maximimises the data specification function g(y¯|φ¯), defined in
Eq.3.42 [138]. Each iteration step EM can by divided into the expectation step (E-step)
and the the maximization step (M-step).
g(~y|~φ) =
∫
X (~y)
f(~x|~φ)d~x (3.42)
where ~y are the observed data, ~x are the unknown data, X is the mapping from x to y, and
f(~x|~φ) are the sampling densities.
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3.5.3.8 Methods Comparison
In a recent study [139], several clustering methods have been compared. These methods
included: template matching, wavelet transform, PCA, k-means clustering and two types
of artificial neural networks classifiers, the back-propagation neural network (BPNN) and
the two-stage radius basis function network. Simulated data are used with varying SNR.
The results show that for low SNRs all methods perform equally well, with classification
error practically zero. However, the noise immunity of the methods differs. BPNN is the
most noise affected clustering algorithm, whereas template matching exhibits the highest
noise immunity. Nevertheless, it is not reported how the templates are constructed or what
similarity measure is utilised.
Template matching is very promising for on-chip implementation because of its low compu-
tational complexity (small number of operations performed but large memory requirements).
However, we have observed that the majority of reported work uses k-means clustering for
classification, or variations of this algorithm: fuzzy k-means and fuzzy c-means clustering.
So, one of these algorithms can be used for off-line training to set the templates for compu-
tational efficiency, and thus power consumption minimisation. Nevetheless, in Section 3.5.4
are reported low-power on-chip implementations of both k-means and fuzzy c-means clus-
tering.
3.5.4 On-Chip Implementation of Spike Sorting
Originally, spike sorting (feature extraction and clustering) was considered too computa-
tionally intensive to be implemented on chip. The algorithms developed were striving to
achieve maximum accuracy disregarding complexity and its implications. The first study to
consider and prove feasibility of on-chip spike sorting was reported in 2004 [140]. Since then,
algorithms have been developed that combine accuracy and low computational complexity.
As a result, today spike sorting has been implemented on chip, leading to significant data
reduction and allowing multi-channel implementations. The main specifications of three
spike sorting chips are presented in Table 3.5.4.
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Table 3.8: Specifications of on-chip spike sorting implementations.
Ref. Year Spike Feature Clustering Number of Power Tech Area
detection extraction channels ( µWchannel ) (µm) (
mm2
channel )
[124] 2011 NEO DD - 64 2.03 0.09 0.06
[141] 2012 NEO DWT/PCA k-means 128 0.68 0.09 0.07
*[78] 2012 DT ZCF Mahalanobis - - - -
[142] 2013 Abs PP modified k-means 16 4.68 0.065 0.07
*This paper shows the potential of hardware implementation.
3.6 Wireless Neural Interfaces
For a fully implantable device, a bidirectional telemetry link between the interface and an
external device is essential for data to be transferred out and power and commands in.
Proposed technologies are RF [6], inductive coupled coils [143] and UWB radio [144]. RF
and UWB (belongs to RF sub-band) are designed for far field radiating, whereas inductive
coils are for near-field.
Tables 3.9 and 3.10 compare the specifications of wireless neural interfaces reported in the
literature. The design of the telemetry link is beyond the scope of this thesis. More com-
prehensive reviews on neural interface targeted communication units have been developed
can be found in [145, 146, 147].
Table 3.9: Comparison of Wireless Neural Interfaces(1).
Ref. Year Channels Power Tech Area Spike Feature Clustering Experiments
(mW) (µm) (mm2) detection extraction
[148] 2005 3 2.2 1.5 4.84 none none none in-vitro
[149] 2005 1-2 40-120 PCB - threshold none none in-vivo
[6, 150] 2007 100 13.5 0.6 - threshold none none in-vivo
[151, 152] 2009 64 14.4 0.5 217 dual none none in-vitro
[143] 2009 96 2000 - 19.78 abs none none in-vivo
[153, 144] 2009 128 6 0.35 63.36 NEO MMS none in-vivo
[154] 2010 64 16.6 0.35 8.37 threshold none none in-vitro
[155] 2010 32 - - - DWT DWT none in-vitro
[156] 2011 16 0.365 0.25 2.88 none none none in-vitro
[157] 2012 96 6.4 0.13 25 none none none in-vitro
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Table 3.10: Comparison of Wireless Neural Interfaces(2).
Ref. Year ADC ADC Bandwidth Dynamic Telemetry Telemetry Transmission
rate resolution range type frequency range
(KS/s) (bit) (Hz-kHz) (mV) (MHz) (cm)
[148] 2005 - - 50-9.1 2 FM 94-98 50
[149] 2005 11.7 8 500-5 - IR - -
[6, 150] 2007 150 10 5-10 500 RF 2.64 5
[151, 152] 2009 - 8 0.1-9.1 - RF 4-8 -
[143] 2009 - 12 - - TR/RF - -
[153, 144] 2009 40 6-9 0.1-10 - UWB 3.1-10600 short
[154] 2010 - 8 - -3000 MC-FSK 400 400
[155] 2010 25 10 - - - 1 -
[156] 2011 31.25 8 - - - - -
[157] 2012 31.25 8 10-5 - - - -
3.7 Summary
Using implantable micro-electrode arrays (MEAs) single neuron spiking activity can be ob-
served; each electrode records from 1 to 10 neurons. This chapter presented the architecture
of a neural interface designed to condition and process these signals. The main building
blocks of the neural interface are the front end (amplification and filtering), the data con-
verter (ADC), the spike detector, and the spike sorting subcomponents (alignment, feature
extraction, clustering). This chapter described the state-of-the-art blocks reported in the
literature, that have served as a basis and inspiration for the circuits and systems that will
be presented in this thesis.
The neural amplifier and the ADC are the only two mandatory implantable components (for
transmission of raw recording through a wireless communication link). Integrating the signal
processing chain on-chip poses stringent requirements to the power consumption and silicon
area used by each part. However, integration solves the limited communication bandwidth
issue, allowing the increase of the channel count and thus the spatial resolution. Quoting
from a review of spike sorting methods, realised soon after the advent of multi-electrode
arrays: “Perhaps the most promising of recent methods for measuring the activity of neural
populations is not an algorithm, but the recording technique of using multiple electrodes”
[134].
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More than a decade after that statement, the only thing that has changed is that now
the technology exists to implement these next generation neural interfaces that perform
efficiently high-level processing on-chip and transmit only high-level (spike sorted) data. In
the next chapters, we will thoroughly consider the trade-offs and design decisions inherent
in neural interfaces and we will present the application-specific high-accuracy and low power
consumption (or low computational complexity) systems, circuits and algorithms that have
been developed.
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Chapter 4
System Design Considerations and
Channel Architectures for Raw
Data Transmission
4.1 Introduction
Typically the signal flow of a recording neural interface channel is from the recording elec-
trode, to the signal conditioning (amplification and filtering) block, to the spike detector,
and finally to the spike sorter. Ideally, the spike sorted data from all channels is communi-
cated to an external device by a wireless transmission unit. The major design considerations
are to minimise the power consumption and silicon area, maximise the accuracy and min-
imise the bandwidth requirements for the communication channel.
This chapter is concerned with these design decisions and the interactions between the
various neural interface components (formulating the inherent design trade-offs). Fig. 4.1
illustrates a multi-channel neural interface as a flow chart where the nodes are the interface
sub-blocks. The arrows represent the information flow. The solid line arrows show the
typical information flow (as described above). However, in this chart dashed line arrows
are added to show all the possible interactions between nodes. For instance, spike sorting
results can be fed-back to the spike detector [1].
In this chapter, we start by showing how the interactions between channels and sub-blocks
can formulate different channel architectures for scalable multi-channel neural interfaces
(Section 4.2). The system trade-offs are considered; how the level of on-chip processing
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Figure 4.1: Neural interface generalised graph with connections between nodes.
influences the quality of communicated information and how each each of these schemes de-
termines the number of implementable channels given a limited communication bandwidth.
In Section 4.3, the front-end (focusing on the neural amplifier) is optimised. After defining
the limits to the amplifier design parameters (gain, input capacitance, input referred noise,
OTA structure), we consider the inherent trade-offs in the amplifier design. We explore the
various calibration schemes to set the amplifier parameters and present the implementation
of a on-chip calibrated automatic gain control (ACG) amplifier.
4.2 System Level Considerations
After having reviewed the state-of-the-art neural recording architectures in Chapter 3, we
examine the system level design considerations (power, area, accuracy and communica-
tion bandwidth) and identify schemes which show the trade-off between data information
quality (lossiness), complexity (i.e. power and area requirements) and the number of chan-
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4.2.1 Design Considerations
Implantability imposes stringent design constraints. Power and silicon area must be kept
to a minimum to ensure safe operation and to maximise time between battery recharging.
Accuracy refers to the amount of information loss and communication bandwidth to the
sum of communication data for all channels. For example, a platform bonded to the Utah
array (100 channels and 16 mm2 area) and for physiologically permissible power dissipation
of 40 mW/cm2, the power consumption of each channel must not surpass 64µW (excluding
transmission and power management).
4.2.1.1 Power and Area
The most critical design constraints for a neural interface are power and silicon area in or-
der to achieve a realistically implantable device. The general requirements for implantable
batteries are reliability, safety, long life and indicating the state of discharge [2]. For
this purpose various combinations of materials have been used, such as lithium/iodine
(Li/I2), lithium/manganese dioxide (Li/MnO2), lithium/carbon monofluoride (Li/CFx),
lithium/silver vanadium oxide (Li/SVO) and carbon/lithium cobalt dioxide (C/LiCoO2).
The properties of these batteries are presented in Table 4.1.
Table 4.1: Properties of implantable rechargeable batteries [2].
System Open circuit Nominal cell Cathode material Battery
cell potential potential energy density energy density
(V) (V) (mWh/g) (mWh/g)
Li/I2 2.8 2.8 591 210-270
Li/MnO2 3.3 3.3 924
270 (low rate)
230 (high rate)
Li/CFx 3.1 3 2595 440
Li/SVO 3.2 3.2 1008 270
C/LiCoO2 4.2 3.9 601 155
In addition to the feasibility of implantation, physiological issues place an upper limit on
the acceptable power dissipation to avoid brain tissue damage. Although no extensive study
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has been performed on the effect of long term device implantation, the recommended limit
is a maximum of 1oC temperature increase and 40mW/ cm2 heat flux. Furthermore, to
also account for an implanted antenna or coil for the data telemetry, the indicated specific
absorption rate must not surpass 1.6 mW/g [3].
4.2.1.2 Accuracy
Although key design constraints aim to minimise power consumption and silicon area, a
key objective remains to maintain the accuracy performance. This challenge has tended to
favour designs implementing only the neural recording and spike detection and wirelessly
transmitting the data to an oﬄine data processor for spike sorting [4]. However, an emerging
consensus is that both the front-end detection and spike-sorting are feasible in terms of
power budget [5]. With careful evaluation of the available options for each processing
step the optimal trade-off between accuracy and power dissipation this can be achieved.
Finally, the system accuracy depends not only on the robustness of spike detection, feature
extraction and spike sorting, but crucially on the number of recording channels [6] increasing
the spatial resolution. It is therefore essential to also maximise the number of simultaneous
channels being monitored.
4.2.1.3 Communication Bandwidth
It is widely accepted that a fundamental bottleneck of modern implanted devices is the
limited communication bandwidth. For transcutaneous devices utilising inductive telemetry
this is generally limited to 1-2 Mbit/s [4, 7] (for a carrier of approximately 10MHz), with
datarates achievable up to 10 Mbit/s using infrared and ultrawideband (UWB) [8]. Increased
bandwidth signifies increased power consumption at the wireless communication unit. The
design methodology adopted should therefore utilise this bandwidth limitation to optimise
the system performance by tuning the other trade-offs (assuming the maximum bandwidth)
as outlined in the following section.
4.2.2 Systematic Trade-offs
In this section, we examine the different schemes for on-chip data reduction. In attempt
to maximise the spatial resolution and improve the quality of transmitted data content, six
different schemes have been considered:
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1. Raw neural data.
2. Lossless compression of neural data.
3. Spike detection events (i.e. inter-spike interval).
4. Spike detected neural data (i.e. spike profile and inter-spike interval).
5. Features of neural spikes (i.e. spike features and inter-spike interval).
6. Spike sorted data (cluster identifier and inter-spike interval)
Fig. 4.2 illustrates the on-chip sub-components required for these schemes. Given that the
spike detector is realised in analogue electronics, it can serve as a trigger for the ADC.
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Spike
Detector
Compression
Algorithm
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Clustering
(1) Raw recording
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(4) Spike waveforms
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implementation
Signal
electrode
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Figure 4.2: Low to high level data transmission.
4.2.2.1 Channels vs Accuracy (fixed BW)
For a wireless link that can achieve a 1 Mbit/s throughput, Table 4.2 illustrates the max-
imum achievable spatial resolution (i.e. channels) for each of the proposed transmission
schemes. We have assumed 150 to be the mean number of spikes per second (neurons fire
between 10 and 300 times per second), and that sampling 1 ms before and after the spike
detection (the average spike duration is 1 ms) will be sufficient to capture the entire spike
waveform.
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Table 4.2: Number of implementable channels given a a 1 Mbit/s throughput for each
transmission scheme.
Scheme Data representation Kbitssec Channels
(1) 8-b/sample,10 KSamp/s 80 12
(2) lossless-compression (LZ77 algorithm-Huffman coding) 31.2 32
(3) 9-b inter-spike interval 1.35 740
(4) 8-b/samp,10 KSamp/s profile,9-b interval 25.35 39
(5) 8-b spike features,9-b interval 13.35 74
(6) 2-b cluster,9-b interval 1.65 606
4.2.2.2 Quality of Data Content vs Loss of Information
Recorded signal contains both spikes and background activity. Key information is locked
in the timing and origin of spike patterns, and is extracted through the data processing
techniques described in Chapter 3. However, as we move to higher level data (data quality)
the ability to reconstruct the original signal (data integrity) is lost. The qualitative trade-
off between quality of data content and loss of information is illustrated in Fig. 4.3. It is
interesting to note that transmitting the spike sorted data, which is the highest level of
data, does not signify maximum loss of information.
(1,2) raw data (and lossless compression)
(4) spike detected data
(6) spike sorted data
(5) spike features
(3) spike events
high
level
low
level
lossless lossy
Data Integrity
Data
Quality
Figure 4.3: Quality of data content vs loss of information.
4.2.3 In-Channel Design Parameters
Having considered the systematic design decisions and trade-offs, we proceed with evaluation
of the settings for each block of the each channel. By optimising each channel in terms
of power, area, bandwidth and accuracy, we create scalable neural interfaces (able to be
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replicated from tens to thousands of channels). Fig. 4.4 shows the signal processing chain
per channel where for each block are annotated the parameters to be set.
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Figure 4.4: Channel architecture and settings.
A common parameter to all blocks is power dissipation. In order to obtain data of the highest
level of quality (spike sorted data) and reduce the transmission bandwidth, a stringent power
budget must be imposed on the front-end. Given that the feature extraction and spike
sorting processes present elevated computational complexity compared to spike detection,
the power consumption at the front-end must be in the order of µW.
4.3 In-Channel Recording for the Transmission of Raw Data
Even though the goal is to implement on-chip spike sorting, thus increasing the number of
channels, the design of channels for raw recording transmission (scheme 1 from Fig. 4.2)
has not become obsolete. Currently the majority of wireless neural interfaces transmit raw
signals [9, 10, 11] or spike detected data [12, 13, 4, 14, 15]. But most importantly, the
neural amplifier (the main component of a scheme 1 channel) is an essential component for
the implementation of all schemes channel architecture and its optimisation ensures the ef-
ficient performance of the subsequent processing blocks (spike detection, feature extraction,
clustering).
Key aspects in the design of a robust neural amplifier are [16]:
• Low-power consumption to enable high-channel count and implantability.
• High gain to amplify the signal (neural signals have small amplitudes ranging from
25µV to 1 mV [17]) sufficiently for subsequent signal processing and data conversion.
• Low input referred noise to avoid burying the small amplitude spikes in the amplifier
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induced noise.
• Good linearity (THD<1%) to prevent distortion of the spike features.
• High-pass filtering to eliminate the local field potentials (with frequency content up
to 300 Hz).
• Capacitative coupling to eliminate the DC offset drift introduced by the electrode-
tissue interface [13].
• Sufficient bandwidth to avoid filtering out spike features (neural signals have frequency
ranging from 300 Hz to 10 kHz [17]).
• High PSRR (to reject ripples on the supply rail) and CMRR (to aid the cancellation
of background noise and set the reference voltage at mid-rail).
4.3.1 Amplifier Design Parameters
Optimisation that follows is based on the circuit described in Section 3.2.1.1 in Chap-
ter 3. This topology has already been widely adopted, originally reported by Harrison et al
[18].
A fully balanced OTA is used to implement the amplifier gm. The OTA output is not
cascoded, as in the original circuit. To reduce the power consumption the bias current has
been reduced to nAs and for these currents the cascode resistance (r=1/ID) is very small.
Therefore, the cascode and the required supplementary biasing circuitry are obsolete. The
amplifier mid-band gain AM is set by the ratio C1/C2 and the transfer function is given by
Eq. 4.1 [16].
vout
vin+ − vin− = AM ·
1− s/(2pifz)(
2pifL
s + 1
)(
s
2pifH
+ 1
) (4.1)
where AM is the mid-band gain, fL is the high-pass cut-off frequency of the amplifier
(fL =1/(2piR2C2) with R2 the pseudoresistors resistance), fH is the low-pass cut-off fre-
quency (fH=gm/(2piCLAM )) and fz the unity gain frequency (fz =fH
C1CL
C2
2 ).
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4.3.1.1 Capacitative Coupling
A dc offset of varying magnitude is introduced at the electrode-tissue interface. In order to
eliminate this dc offset, the input of the neural amplifier must be capacitative coupled to
the electrode (forming a dc servo-loop). The input capacitor with the pseudoresistors (in
the amplifier’s feedback path) form a high pass filter with very low cut-off frequency.
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Figure 4.5: Neural amplifier low-frequency cut-off effect on the dc offset of in vivo (macaque
monkeys) neural recordings.
To identify the minimum required low-frequency cut-off fL of the neural amplifier, we exam-
ine the response of in vivo neural recordings with dc offset. These four signals are recorded
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Figure 4.6: Noise Sources.
by implantable microelectrode arrays in the brain of macaque monkeys.1 As illustrated in
Fig. 4.5 with a cut-off of 0.1 Hz in all signals the offset can be eliminated.
4.3.1.2 Noise Modelling
Fig. 4.6 shows the signal chain from the recording environment to the neural amplifier, illus-
trating both standard blocks and various noise sources. The first noise source is systematic
noise from the recording environment. The electrode is picking up activity from proximal
neurons (distinguishable action potentials) and from distal neurons (action potential ac-
tivity that has decreased due to distance). Detailed analysis of these signals origin and
behaviour is in Chapter 2. The distal neuron activity will be treated as background noise.
The electrode has transfer funtion H(s) as annotated on Fig. 4.6 and described in Chapter 3.
The electrode also introduces noise with spectral density VS,noise given by Eq. 4.2 for sealed
and by Eq. 4.3 for not sealed electrodes. For further definitions, refer to Chapter 3.
VS,noise =
Zload
Zel + Zload +Rseal
·
√
4kTRN
[
V√
Hz
]
(4.2)
where Zload is the input impedance of the neural amplifier, Zel is the electrode impedance,
Rseal is the resistance added by the cell covering the electrode and RN is the real part of
the electrode impedance.
VS,noise =
Zload
Zel + Zload
·
√
4kTRN
[
V√
Hz
]
(4.3)
1Recordings provided by Dr. Andrew Jackson of the Institute of Neuroscience (ION) of Newcastle Uni-
versity.
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The third noise source is the noise the thermal and flicker noise added by the neural am-
plifier. The input referred noise of the Harrison amplifier is described by Eq. 4.4.
vnoise,amp =
C1 + C2 + Cin
C1
· vnoise,OTA (4.4)
The main noise sources are the transistors of the OTA contributing thermal noise Vnoise,th,OTA
(Eq. 4.5 [16]) and flicker noise Vnoise,1/f,OTA (Eq. 4.6 [19]). However, noise may also be
added by the pseudoresistors.
vnoise,th,OTA =
√[
16VT
3gm1
·
(
1 + 2
gm3
gm1
+
gm7
gm1
)]
·BW (4.5)
where gm1 is the transconductance of the input transistors, gm3 is the transconductance of
the NMOS current mirror transistors, gm7 is the transconductance of the PMOS current
mirror transistors and BW is the amplifier bandwidth.
vnoise,1/f,OTA =
10∑
i=1
KFF
WiLiCox
2 ·BW (4.6)
where KFF is a technology independent constant (5 × 10−9 fC2/µ2 for NMOS devices and
2× 10−10 fC2/µ2 for PMOS [20]).
The total OTA noise vnoise,OTA is the sum of thermal and flicker noise. In low frequencies
the flicker noise is dominant..
Background and Electrode Noise Modelling
It is to important to estimate the noise added to the recorded signal prior to the neural
amplifier in order to define the upper limit for the amplifier input referred noise. The objec-
tive is to design an amplifier that does not compromise the SNR of the input signals. One
approach in modelling the background and electrode noise is to consider all the complicated
mathematical formulas to estimate the potential of distal neuronal activity (as described
in Chapter 2) and to extensively model the electrode. We choose a different approach. We
consider four datasets of in vivo recordings provided by the Institute of Neuroscience of
Newcastle University, as in Section 4.3.1.1 but without offset. For these signals acquisition,
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the electrode is connected to a unity gain buffer. Fig. 4.7 illustrates the first dataset with
duration approximately 50.5 s.
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Figure 4.7: In vivo recording from macaque monkey. Zoomed in 30 ms segment of the signal,
containing 3 spikes, shows the recording’s SNR .
For all datasets, we extract the spikes and subtract them from the recording. The remaining
signals are pure noise and we compute their RMS value. These values for each dataset are
12.40, 12.38, 11.61 and 24.70µV. We believe that this estimation is an accurate indication
of the noise level prior to the amplifier. Through this process we set a reasonable design
upper limit to the integrated input referred noise of the amplifier at 10µV.
Neural Amplifier Noise Modelling
In this section, we consider the transistor sizes that minimise the amplifirer noise. The total
noise is given by Eq. 4.7.
vnoise,amp =
C1 + C2 + Cin
C1
·
(√
16VT
3gm1
·
(
1 + 2
gm3
gm1
+
gm7
gm1
)
+
10∑
i=1
KFF
WiLiCox
2
)
·BW (4.7)
To reduce the thermal noise, ratios gm3/gm1 and gm7/gm1 must be minimised. Since the
same current is flowing through all devices, this can be achieved by pushing the input
transistors further into weak inversion region and current mirror transistors towards strong
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inversion with appropriate device sizing, exploiting the relation between gm and IC (the
operating region coefficient) as described in Eq. 5.9.
gm =
kID
VT
· 2
1 +
√
1 + 4IC
(4.8)
where ID is the device drain current.
For IC<0.1 the transistor operates in the weak inversion region (or otherwise known as
subthreshold), for 0.1<IC<10 it operates in moderate inversion, and for IC>10 it is in
strong inversion. For small bias current ID it is impossible to operate transistors in strong
inversion; the goal for M3-M8 is moderate inversion.
IC can be manipulated by appropriate device sizing. According the Eq. 4.9, increasing
the ratio W/L decreases IC. Hence, the input devices M1 and M2 should have large W/L.
However, decreasing gm affects adversely the linear range of the OTA. Devices M3 - M8
should have small W/L, but not smaller than 1/20 for stability reasons (mismatch due to
etching is larger in long devices).
IC = ID · k
2µCoxVT
2 ·
L
W
(4.9)
where W is the device width, L is the device length, VT is the the thermal voltage, µ the
carrier mobility, Cox the gate oxide capacitance per unit area, and k the subtrhreshold gate
coupling coefficient.
The transconductances gm3 and gm7 cannot be arbitrarily decreased. The ensure stability
the secondary poles formed at gm3/C3 and gm7/C1 (where C3 and C7 are the corresponding
device capacitances) must be sufficient larger than the dominant pole gm1/CL [18]. The
difference between the location of the primary and secondary poles can be decreased as the
amplifier gain increases, always maintaining a phase margin (PM) larger than 70o [19].
As for the flicker noise, the only way to decrease it is to increase transistor size. The major
limitation is area. Moreover, flicker noise is more prevalent in NMOS devices [18].
After having looked into the device sizing to minimise the OTA noise, we examine how the
capacitors ratio influences the amplifier noise. This ratio can be re-written as shown in
Eq. 4.10.
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C1 + C2 + Cin
C1
= 1 +
1
AM
+
Cin
C1
(4.10)
From Eq. 4.10 we see that increasing the amplifier gain reduces noise. The only undefined
variable is the OTA input capacitance Cin. Cin is the sum of the extrinsic small signal
capacitances Cgs and Cgd (projected to node G employing the Miller theorem) and intrinsic
Cgbi as illustrated in Fig. 4.8. Only the positive input branch is shown, as differential signals
exhibit the same response as a common-source stage [21].
Vin-
Ibias
M1
M3
Cgs1
Cgd1Cgbi1
B
Figure 4.8: Modeling of the OTA input capacitance showing the intrinsic capacitance Cgbi1
and extrinsic capacitances Cgs1 and Cgd1.
Through a mathematical analysis [21, 22] we derive Eq. 4.11. From this equation, in order to
minimise the input capacitance Cin, the W1, L1 and ratio gm1/gm2 must be reduced.
Cin = Cgs + (1−Av)Cgd + Cgbi = (2−Av)W1Cov + (1− k)W1L1Cox (4.11)
where Av = −kgm1gm4 , Cgs is the small signal capacitance between the gate and source of
transistor M1, Cgd between the gate and the drain and Cgbi between the gate and the
bulk.
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4.3.2 Neural Amplifier Trade-Offs
In this section, we examine the inherent trade-offs in the design of a neural amplifier (Fig. 3.3
in Section 3.2.1.1). The circuit is implemented in commercially-available 0.18µm 1P4M
CMOS technology provided by AMS. VDD and VSS are 1.8 V and 0 V respectively. The
OTA transistors operating points are shown in Table 4.3. The design parameters have been
decided for a 3 kHz bandwidth with 600 nA supply current.
Table 4.3: Operating point of OTA transistors for neural amplifier.
Devices W/L ID IC gm/ID
(µm) (nA) (V−1)
M1, M2 110/2 150 0.03 26.4
M3 - M6 4/80 150 5.73 9.2
M7 - M8 4/80 150 27.14 4.7
The amplifiers capacitors types, sizes and capacitance values are shown in Table 4.4, setting
the mid-band gain (AM ) at 45.11 dB and the input referred noise at 8.67µV. The PSRR and
CMRR were measured at 53.98 and 63.26 dB respectively. The maximum THD observed
(for maximum input signal amplitude of 1 mV) is 0.48 %.
Table 4.4: Neural amplifier’s capacitors sizing and values.
Capacitor Model W/L Capacitance
(µm) (pF)
C1 CMIM high density 55/55 8.16
C2 CMIM high density 4/4 42.86·10−3
CL dual CMIM high density 13/13 1.11
4.3.2.1 Gain-Bandwidth Product vs Power
For the amplifier and OTA described in Section 4.3.2, we examine how the gain bandwidth
product (GBW) correlated to the amplifier bias current (VDD=1.8 V). The capacitors ratio
remains invariant setting AM always at 45.11 dB. So by varying the bias current for the
closed loop system, only the bandwidth changes. Fig. 4.9 shows the relationship between
GBW and power consumption from Cadence simulated results. It can be observed that this
relationship is linear, given that the amplifier dominant pole is located at gm/(2piCLAM ) and
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Figure 4.9: Simulated GBW vs power for neural amplifier modified from [18].
that the OTA input devices are biased in weak inversion, even for the highest bias current.
Noting that in weak inversion, the device transconductance is given by Eq. 4.12.
gm =
ID
nVT
(4.12)
The current (ID) flowing though the device drain is given by Eq. 4.13.
ID = ID0 · W
L
· exp(VGS−VTH)/(nVT ) (4.13)
where ID0 is a technology dependent constant current, VGS is the voltage between the gate
and the drain of the device, VTH is the threshold voltage, n is the slope parameter and VT
is the thermal voltage.
4.3.2.2 Input Referred Noise vs Power
Another important trade-off for the neural amplifier is between the input referred noise level
and bias current. Fig. 4.10 illustrates that trade-off from Cadence simulated results. The
amplifier settings (OTA devices and capacitors) are as in Section 4.3.2. By increasing the
supply current, the input referred noise (integrated from 0.01 Hz to 2 kHz) is decreasing. We
observe that for higher power consumption the noise is decreasing with a slower rate. The
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reason is that even though thermal noise continues to decrease, the flicker noise (independent
of bias current) becomes dominant.
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Figure 4.10: Simulated input referred noise vs power for neural amplifier modified from [18].
4.3.3 Calibration Schemes for a Raw Data Transmission
All channel settings (Section 4.2.3) are potentially variable. For the front-end (amplification
and filtering), the most important parameters are gain, bandwidth, and high-pass cut-off
frequency. The possible calibration schemes for the amplification gain are illustrated in
Fig. 4.13. Even though, we focus on gain the schemes are applicable to all settings.
The recorded spikes can vary in amplitude between 25µV and 1 mV. Gain variability will
ensure that the output signal has the same level. The limit for the maximum gain is 500,
translating to a maximum output signal amplitude of 500 mV (required linear range of 1 V).
A linear range larger than 1 V is difficult to achieve even when employing OTA linearisation
techniques [23], especially for low bias current.
The gain is set by a two-stage amplifier. The first amplification stage is a low-noise neural
amplifier with set gain of 100. The second stage is a variable gain amplifier (VGA) or pro-
grammable gain amplifier (PGA), whose gain is set by one of the four proposed calibration
schemes. The distinction between VGA and PGA is in the first case the gain is discrete
(digitally set) whereas in the second continuous (set by analogue circuitry).
The gain calibration schemes are:
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Figure 4.11: Calibration schemes for setting the front-end amplification gain.
1. The gain the second stage is preset at 50 considering the aforementioned signal profile
and design restrictions.
2. The gain of the PGA is derived through off-line calibration.
3. The gain of the PGA is derived though on-chip calibration using digital electronics.
4. The gain of the VGA is derived through on-chip calibration using analog electronics.
To distinguish calibration scheme 5 from 4 (both schemes implement calibration on-
chip), it will be referred to as self-calibration scheme.
The operation of additional circuitry for calibration schemes 3 and 4 (on-chip calibration and
self-calibration) will add to the total power consumption of the chip during calibration phase.
Thus, it should comply with the stringent power budget imposed by implantability.
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4.3.3.1 Trade-offs at Calibration Phase
In this section we investigate what are the requirements (ADC resolution, communication
bandwidth and power consumption) for each gain setting scheme during the calibration
phase.
ADC Resolution vs Digitisation Accuracy
The second and third calibration schemes are performed in the digital domain. The ADC
quantisation error can adversely influence the gain calibration accuracy. We investigate the
required resolution for different spike amplitudes for the typical spike waveform shown in
Fig. 4.12. This spike is sampled at 24 kHz and that value defines the ADC sampling rate
of the performed MATLAB simulations.
To quantify the effect of the ADC resolution on the accuracy of digitisation, we devise the
digitisation error (DE) described in Eq. 4.14.
DE =
1
N
N∑
n=1
|xin(n)− xout(n)|
max(|xin|) (4.14)
where N is the number of samples in the spike waveform, xin is the ADC input signal and
xout the output.
The input spike waveform is normalised to amplitudes varying between 25µV and 1 mV
and then amplified by G (gain prior to digitisation). The ADC resolution is derived given
a 1.8 V reference voltage. Fig. 4.13 shows the DE for varying input spike amplitudes. The
largest error is observed for the smallest spike amplitude. Moreover, DE is influenced by the
pre-digitisation gain. For maximum gain (G=500) the required ADC resolution is reduced
Figure 4.12: Typical spike waveform.
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to 11-bits, compared to the 13-bits required for typical pre-amplifier gain (G=100). These
values are derived to achieve DE approximately 1.
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Figure 4.13: ADC resolution requirements for front-end gain calibration. (a) Digitisation
error for neural amplifier with gain 100. (b) Digitisation error for neural amplifier with gain
500.
Communication Bandwidth vs Calibration Time
The only scheme dictating data to be sent off-chip is calibration scheme 2 (off-line cali-
bration). As in Section 4.2.2.1, the communication link throughput and sampling rate are
assumed 1 Mbit/s and 10 kSamples/s. The resolution as shown is Section 4.3.3.1, should
be 11-bits to minimise the digitisation error (assuming that during calibration the neural
amplifier gain is 500). Given these values, only 9 channels can be calibrated simultaneously.
Therefore, for a 100 channel neural interface the overall calibration time would be multiplied
by 12.
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4.3.3.2 Trade-offs at Transmission Phase
In this section, we examine how each gain calibration scheme affects on chip performance
during transmission phase. The transmission phase occurs after the calibration phase.
During this phase, each channel records, amplifiers, digitises and communicates raw data
to an external device.
Gain Resolution vs Area
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Figure 4.14: Programmable Gain Amplifier.
The PGA shown in Fig. 4.14 is implemented in AMS commercially available 0.18µm tech-
nology. Six gain levels are available controlled by five clocks. Given the capacitors values
(Table 4.5) the gain varies from 9.54 to 25.11 dB. The input of the PGA is assumed to vary
between 2.5 and 100 mV (neural signal between 25µV and 1 mV amplified by a 40 dB neural
pre-amplifier).
Table 4.6 presents the PGA input and output voltage level. In order to correlate the gain
setting with input level, the minimum gain of 9.54 dB is assigned to maximum input voltage
of 300 mV. Similarly, the rest of input voltage levels are assigned to each gain setting. For
high voltages, the output level is slightly varying (approximately 100 mV). However, for
minimum input of 2.5 mV the output signal is only 45 mV. To decrease this variability for
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Table 4.5: PGA’s capacitors sizing and values.
Capacitor Model W/L Capacitance
(µm) (fF)
C1 - C6 CMIM 7/7 92.2
C7 CMIM 4/4 30.9
CL dual CMIM 12/12 966.1
small signals (determining factor for gain resolution), more gain options are required.
Table 4.6: PGA’s input and output signal level correlation.
Preamp PGA
Input Output Input Gain Gain Output
(µV) (mV) (mV) (dB) (mV)
500 - 1000 50-100 50 - 100 3 9.54 150 - 300
300 - 500 30 - 50 30 - 50 6 15.56 180 - 300
250 - 300 25 - 30 25 - 30 9 19.08 225 - 270
200 - 250 20 - 25 20 - 25 12 21.58 240 - 300
150 - 200 15 - 20 15 - 20 15 23.52 225 - 300
25 - 150 2.5 - 15 2.5 - 15 18 25.11 45 - 270
Adding more gain options to the PGA, will have a direct impact on its area. The area
of the implemented PGA is 0.0362 mm2, of which 0.0241 mm2 is occupied by the C1-C7
capacitor bank. This capacitor bank area is scalable and we assume a linear relationship
to maximum available gain. On the other hand, if a VGA is used instead the area will be
constant. Considering the implementation described in Section 4.3.4.1, the total area will
be 0.0214 mm2 (sum of PGA with gain of 3 and signal equalisation circuit areas).
Fig. 4.15 illustrates the relationship between the min output voltage (directly linked to gain
resolution) and area for both PGA and VGA. It is shown that the VGA is a much more
area efficient option. For the trade-offs calculations in the subsequent, we will assume a
PGA gain resolution of 18 (six gain settings).
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Figure 4.15: Correlation between minimum output voltage and PGA/VGA area.
Communication Bandwidth vs Number of Channels
For scheme 1, the ADC resolution has to be 11-bits. For schemes 3 and 4, we will find the
ADC resolution based on gain resolution. For scheme 4, we will show that the required
resolution is very small. That will set the number of channels.
For a wireless link achieving a 1 Mbit/s throughput and a sampling rate of 10 kSamples/s
(as in Section 4.2.2.1), the number of channels that can be implemented depends on the
ADC resolution. The required ADC resolution varies for each gain calibration scheme. As
it can be seen in Fig. 4.16, 8-bit resolution is sufficient to transmit VGA amplified neural
signal (scheme 4), whereas the same resolution is insufficient for scheme 1 (constant gain of
300).
Hence, the ADC resolution for scheme 4 is set a 8-bits. For schemes 1-3, the ADC resolution
is selected that yields digitisation error (DE), described in Eq 4.14 similar to the DE of
scheme 4. DE is computed for minimum spike amplitude prior to digitisation and maximum
gain of 300. The ADC resolution determines the data rate per channel and thus, the
number of channels that can simultaneously transmit raw data. The results are presented
in Table 4.7.
It can be seen that the number of possible channels (given a communication bandwidth
of 1 Mbit/s) doubles when gain programmability is introduced (calibration schemes 3 and
4), and almost triples when the gain is set in continuous mode (scheme 4). Furthermore,
increasing the ADC resolution directly translates to increased power consumption, as it will
be shown in the following section.
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Figure 4.16: Illustration of digitisation inconsistency between gain calibration schemes 1
and 4 (ADC resolution is 8-bits in both cases).
Table 4.7: Number of implementable channels given a 1 Mbit/s throughput for different
gain calibration schemes (assuming sampling rate of 10 kSamples/s).
Scheme ADC resolution Min Spike DE Data/channel* Possible channels
(bits) (mV) (%) (kbits/s)
(1) 13 7.5 1.68 210 4
(2) 11 45 1.24 118 8
(3) 11 45 1.24 118 8
(4) 8 300 1.18 88 11
*For schemes 2-4 the data rate includes an 8-bit gain setting per spike.
ADC Power Consumption vs Area
In Chapter 3, we have derived FoM1 (Eq. 4.15) and FoM2 (Eq. 4.16) [19]. These equations
show that the ADC power consumption and area increase logarithmically with the increase
of the resolution.
FoM1 =
P
fs · 2ENOB (4.15)
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FoM2 =
area
2ENOB
(4.16)
where P is the power consumption, fs is the conversion rate, and ENOB is the effective
number of bits.
For the ADC reported in [24] that dissipates 0.45µW, occupies 0.078 mm2, has sampling rate
of 16 KS/s and achieves 8 effective bits resolution, FoM1 and FoM2 are 0.1099 pJ/conversion
and 304.69µm2. Given the FoM values and keeping the sampling rate constant, we investi-
gate the effect of increasing the resolution on the ADC power consumption and area.
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Figure 4.17: Correlation between ADC power consumption and silicon area for the four
gain calibration schemes in transmission phase (ENOB is 13-bits for scheme 1, 11-bits for
schemes 2 and 3, and 8-bits for scheme 4).
The results are plotted in Fig. 4.17. The resolution for gain calibration scheme1 is 13-
bits, for schemes 2 and 3 is 11-bits, and for scheme 4 is 8-bits (Table 4.7). As expected,
calibration scheme 4 minimises the ADC power consumption and area. For specifically,
power and area is 32 times smaller than for scheme 4 and 8 times than for schemes 2 and
3, as they both increase exponentially (2ENOB) with the resolution increase.
4.3.4 Front-End with Feed-Forward Self-Calibration
In this Section, we present a variable gain neural amplifier with automatic gain control,
ultra-low power consumption, low input referred noise, and tuneable high-pass cut-off fre-
quency [25]. This section is organized as follows: Section 4.3.4.1 outlines the system ar-
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chitecture and describes the circuit implementation, Section 4.3.4.2 presents the simulated
results, and Section 4.3.4.2 discusses the system performance.
4.3.4.1 Circuit Implementation
The complete system architecture is illustrated in Fig. 4.18. The first stage is a low-noise
neural amplifier, the second amplification stage has variable gain, and the third stage is a
high gain stage. Between the second and third stage, a high-pass filter (HPF) with tuneable
cut-off frequency eliminates the LFPs. The implementation of the automatic gain control
feedback is discussed in Section 4.3.5. The circuits has been implemented in a commercially-
available 0.18µm 1P4M CMOS technology provided by AMS.
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Figure 4.18: Front-end system self-calibrating channel architecture.
Pre-Amplifier
The pre-amplifier design (see Fig. 4.18) has been adapted from the Harrison amplifier [18]
(detailed description in Section 4.3.1). The input (Vin) and reference bias (Vref ) are capac-
itively coupled to the recording and reference electrodes respectively. The mid-band gain is
set by the ratio C1/C2 to be 20 dB. The gain of the pre-amplifier is kept to be relatively low,
so as not to affect the linearity of the subsequent stage (explained in Section 4.3.4.1).
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Variable Gain Amplifier
The variable gain amplifier (VGA) is required to normalise the recorded spikes such that to
remove any amplitude variations. The signal at the input of the VGA has a range varying
from 500µV to 20 mV, whereas the output signal has a fixed range of 20 mV. The VGA is
shown in Fig. 4.19, and it is based on a gm-C filter topology [26]. The VGA is implemented
with two identical OTAs (Fig. 4.20) biased with currents Ibias1 and Ibias2. The gain is set
by the ratio gm1/gm2, with the dominant pole at gm2/C. Transistors M1-M2 (the input
differential pairs) are biased in the weak inversion region, and therefore gm1 and gm2 are
linearly related to the OTA input bias current. The gain is therefore set to Ibias1/Ibias2.
Ibias1 is a constant dc current with value 40 nA, while Ibias2 is controlled by the feedback
and varies between 1 and 40 nA.
gm1
gm2
C
Vin
Vout
Ibias1 Ibias2
Figure 4.19: Variable gain amplifier architecture.
For a given bias current, the total harmonic distortion (THD) is influenced by two factors:
the output range and the amplifier gain. In order to not surpass a THD of 1 %, the output
range of the VGA must be kept to a maximum of 20 mV. More specifically, even though
THD is only 0.2 % when the gain is set at 1 (input and output range is 20 mV), this increases
to 1 % when the gain is set to 40 (input range of 500µV and output 20 mV).
VGA with Linearisation
If we want a wider linear range for the VGA, the OTA shown in Fig. 4.21 can be utilised.
This OTA is linearised using source degeneration via symmetric diffusors (devices M3-M4)
[27]. Using the linearised OTAs the output range of the OTA can be increased to 80 mV.
Maximum THD of 1 % is observed for input of amplitude of 1 mV and gain of 40. If the
bias currents are tripled (Ibias1=120 nA and Ibias2=3 nA), the VGA linear range increases
to 50 mV.
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Figure 4.20: OTA used in the VGA.
Tuneable High Pass Filter
The high pass filter is based on a gm-C topology (shown in Fig. 4.22) with identical OTAs
[26]. The transfer function of the filter is described in Eq. 4.17. The pole is located at
gm ·
√
1
C1C2
, where gm is the OTA transconductance. The input transistors of the OTAs
are biased in the weak inversion region, so the gm is proportional to bias current (Ibias) of
the OTA (relationship described in Eq. 4.12). Hence, the cut-off frequency of the high-pass
filter is tuneable and proportional to Ibias. The qualitative factor Q of the filter is given by
the capacitor ratio
√
C2/C1 and is set at 0.5.
H(s) =
s2C1C2
s2C1C2 + sC1gm + gm2
(4.17)
High-Gain Stage
The third stage amplifier is the highest-gain (34 dB) stage, with the gain determined by
the ratio of capacitors C5/C6 (see Fig. 4.18). The pseudoresistors are added to create a
high-pass filter with corner frequency at approximately 100 mHz (refer to Eq. 4.18 [16]), in
order to filter out any DC offset added by the previous stages.
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Figure 4.22: High-pass filter architecture.
fL =
1
2piRC6
(4.18)
where R is the incremental resistance of the pseudoresistors (larger than 1011Ω [18]).
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Figure 4.23: Stabilised (through cascoding) OTA used in the HPF.
4.3.4.2 Simulated Results
The circuits have been simulated using the Cadence Spectre (5.1.41ISR3) simulator with
foundry supplied BSIM3v3 models.
Performance of the VGA
The variable gain amplifier was tested using a sine wave of frequency 1 kHz and amplitude
from 250µV to 10 mV. This range was selected given the 20 dB gain of the pre-amplifier and
the 25µV to 1 mV range of the recorded signal. Results of a transient analysis are shown in
Fig. 4.24. This illustrates how the output is mapped to a fixed 20 mV peak-to-peak, thus
achieving the VGA purpose (same output signal amplitude for varying input amplitude).
Any offset introduced will be filtered-out by the subsequent circuitry.
AC analysis was performed for varying gain settings to determine the VGA linearity. Lin-
earity is quantified as gain linearity (how the simulated gain maps against the expected
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Figure 4.24: Operation of the variable gain stage to provide automatic gain.
gain) and THD. The results are plotted in Fig. 4.25. It is shown that the VGA gain is
almost identical to the expected gain with a small difference for large gain setting. This
small difference is completely eliminated if Ibias1 is increased to 100 nA.
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Figure 4.25: VGA linearity (gain linearity and THD). (a) The VGA gain (Vout/Vin) is
compared against the expected gain (Ibias1/Ibias2 for two Ibias1 values (40 and 200 nA). (b)
THD is plotted against the expected gain for Ibias1 equal to 40 nA.
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Tuneability of the High Pass Filter
Fig. 4.26 shows the linear dependence of the filter’s cutoff frequency to the OTA bias current.
By selecting bias current (Ibias) from 1 to 15 nA, the change in frequency response changes is
shown. More realistically, the desired high pass frequency for a neural amplifier should vary
between 100 and 300 Hz. Any value larger than that will interfere with the spike spectrum
and with any smaller value the LFPs would not be filtered out. To achieve cutoff frequencies
of 100, 200 and 300 Hz, the bias current needed is 2, 4, and 6 nA, respectively.
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Figure 4.26: Spectral response of the high pass filter showing tuneability (for Ibias from 1
to 15 nA).
System Simulations with Neural Signals
The datasets used are simulated neural signals sampled at 24 kHz2. In these signals the
Noise-to-Signal Ratio (NSR) varies between 0.05 and 0.4. The noise represents the back-
ground cerebral activity picked up by the electrodes. This systematic noise should have
the same absolute value in all recorded signals, considering the proximity of the recording
electrodes. To derive test signals for our amplifier from the original data sets, we normal-
ized them to the desired spike amplitude using for each amplitude a data set with such
NSR that the systematic noise level would be equal for all test signals (see Table 4.8) for
signal recorded by electrodes with such proximity (e.g Utah electrode array pitch is 0.4 mm2
[28]). The output of the three-stage amplifier when inputing these neural signals is shown
in Fig. 4.27.
In all cases the noise and signal are amplified equally, since an amplifier itself cannot suppress
2http://www2.le.ac.uk/departments/engineering/research/bioengineering/
neuroengineering-lab/spike-sorting
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Table 4.8: Neural data sets amplitude and noise-to-signal ratio
Data set Spike amplitude NSR
(µV)
1 25 0.4
2 50 0.2
3 100 0.1
4 200 0.05
noise. So, the SNR of the input is the same at the output. Thus knowing the gain of the
VGA, can reveal information on this SNR (high gain, means low SNR, and vice versa).
This can assist in appropriate setting of the threshold for spike detection appropriately, to
minimise false detections and missed spikes.
Comparison with Reported PGAs/VGAs
In this Section, we have presented a front-end neural interface with tuneable high-pass fre-
quency and automatic gain control implemented in a standard 0.18µm CMOS technology.
The circuit consumes under 1.5µW power consumption, without sacrificing noise perfor-
mance (input referred noise is below 10µV), high gain (more than 80 dB), or bandwidth
(100 Hz - 3 kHz).
The specifications of the individual sub-components within the front-end are given in Ta-
ble 4.9. These simulated results confirm that for all the system blocks the design require-
ments are satisfied. In addition to the aforementioned bandwidth and gain specifications,
the highest reported THD (for the VGA) does not surpass 1 % and the SNR set by the input
referred noise of the amplifier is not compromised by the noise induced by the subsequent
blocks. Moreover, while not included in this thesis, Monte Carlo simulations were performed
on these circuits, ensuring robustness against process and mismatch variations.
Table 4.10 compares the design presented herein with relevant neural (biopotential) ampli-
fiers that provide a variable gain. A common comparison criterion is the Noise Efficiency
Figure (NEF) [16], calculated by Eq. 4.19, that is a measure of the trade-off between ef-
fectiveness against noise and current consumption. Smaller NEF indicates noise efficiency.
The work presented herein achieves the lowest NEF.
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Figure 4.27: Transient response demonstrating automatic gain control with neural input
signals of varying amplitudes (shown on left) and front-end output (shown on right). Input
signals are: (a) Data set 1 (30µVptp), (b) Data set 2 (60µVptp), (c) Data set 3 (125µVptp),
and (d) Data set 4 (375µVptp).
NEF = Vni,rms
√
2Itot
pi · q · (2VT )2 ·BW
(4.19)
where Vni,rms is the input-referred noise voltage, Itot is the total amplifier supply current,
and BW is the amplifier bandwidth.
4.3.4.3 Measured Results
The circuits are fabricated in AMS commercially available 0.18µm CMOS technology pro-
vided by AMS. Fig. 4.28 is the final layout of the chip (microphotograph of the chip is
shown in Fig. A.1 in Appendix A). The area occupied by the HPF and the VGA is 0.0349
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Table 4.9: Table showing specification for individual building blocks.
Pre-amp VGA HPF Stage 3 Units
Gain 20.1 0-31.25 -1.15 33.5 dB
High-pass cut-off f 0.1 - 100-300 0.1 Hz
Low-pass cut-off f 8.4 3.8-115 - 3 kHz
Integrated Noise 9.66 20-28 37 32 µV
THD 0.1 1 0.5 0.1 %
Power consumption 720 150-300 7.2-21.6 360 nW
Table 4.10: Performance comparison with other PGA/VGAs.
[29]* [30] [31] This work Units
Technology 0.5 0.18 0.18 0.18 µm
Supply voltage 3 1.8 1.8 1.8 V
Power cons. 50 41.4 26 1.2-1.4 µW
Gain 40-61 52-57 0-40 52-86 dB
Low pass freq. 7-416 300† 50 100-300† Hz
High pass freq. 10 10 0.9 3 kHz
Input-ref. noise 4.8 1.61 5.6 9.66 µV
NEF 7.75 4.73 5.83 4
VGA/PGA PGA VGA VGA VGA
VGA/PGA=Variable/programmable gain.
*Measured results are presented.
†Tuneable cut-off frequency.
and 0.0058 mm2 respectively. The measurements setup is illustrated in Fig. A.2 and A.3 in
detail in Appendix A.
High-Pass Filter
As explained in Section 4.3.4.1 by varying the bias current going into the two OTAs, the
cut-off frequency of the HPF can be manipulated. The HPF gain for different Ibias is shown
in Fig. 4.29. The plotted results are for Ibias 4, 6, 8 and 10 nA. This figure confirms the
simulated results illustrated in Fig. 4.26. The gain characteristic has a clear high-pass
response and the cut-off frequency of the filter increases as the Ibias does.
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HPF
VGA
Figure 4.28: Layout of fabricated chip containing second order high pass filter and variable
gain amplifier.
To find these characteristics, transient simulations were performed where the input signal
was a sin wave with 20 mV peak-to-peak amplitude and varying frequency (from 1 Hz to
5 kHz). The input and output signals were captured simultaneously by the oscilloscope and
post-processed in Matlab. For each input frequency, the FFT is computed for both input
and output signal. The measured gain (as shown in Fig. 4.26) is the ratio of the output
amplitude divided by the input amplitude at the main frequency.
The simulated cut-off frequency for Ibias 4, 6, 8 and 10 nA should be 200, 300, 400 and 500 Hz
respectively. However, according to measurements for the same Ibias, the cutoff frequency
is located at 349, 450, 549 and 700 respectively. Even though the measured results differ
from the simulated, the linear characteristic (Fig. 4.30 (a)) between the bias current and the
cut-off frequency makes it possible to readily tune the HPF cutoff. Moreover, the in-band
phase shift introduced by the HPF is measured. As shown in Fig. 4.30 (b), the phase shift
varies between -2.05 and 9.95o.
Another critical figure is the input referred noise. For the HPF noise measurements, the
output of the HPF (biased by 6 nA current) is connected to a low noise amplifier (LNA) with
integrated bandpass filter set between 3 Hz and 100 kHz and gain at 50. The LNA bandwidth
is at least 10 times larger than the bandwidth of the measured circuit [32]. For measuring
the instrumentation noise, the input of the LNA was connected to ground. The FFT was
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Figure 4.29: Gain response of the HPF for varying Ibias (4, 6, 8 and 10 nA).
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Figure 4.30: (a) Cutoff frequency of the HPF for varying Ibias (4, 6, 8 and 10 nA). (b)
In-band phase distortion by the HPF for varying Ibias (4, 6, 8 and 10 nA).
calculated by the oscilloscope from 0 to 50 kHz and then zoomed in to frequency bands 0 to
100 Hz and 100 Hz to 2 kHz. The noise spectrum of the HPF and the instrumentation are
illustrated in Fig. 4.31. As it can be seen the FFT characteristic is as expected with noise
decreasing for increasing frequency.
RMS noise was measured by capturing the time domain output waveform and post-processing
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Figure 4.31: Measured HPF and instrumentation noise in the frequency domain (from 0 to
50 kHz). Zoom-in at frequency bands from 0 to 100 Hz and from 100 Hz to 2 kHz is also
illustrated.
in MATLAB to calculate its standard deviation as outlined in [32]. This waveform (HPF
and instrumentation) is shown in Fig. 4.32. The measured noise between 3 Hz and 100 kHz
is 325.02µV (subtracting the RMS value of the HPF noise minus the RMS value of in-
strumentation noise), while the signal amplitude at the input of the HPF will be 10 mV.
This figure differs from the reported (Table 4.9) integrated input referred noise of 37µV
(simulated noise). Nevertheless, the simulated noise was integrated between 100 Hz and
3 kHz (the front-end bandwidth is 3 kHz). By post-filtering the recorded waveforms and
applying a first order bandpass Butterworth filter in MATLAB with the same cut-off fre-
quencies as the simulation integration range, the measured HPF noise at the output drops
to 57.53µV.
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Figure 4.32: HPF and instrumentation measured noise in the time domain. Ibias for the
HPF is 6 nA.
Variable Gain Amplifier
The transient response of the VGA described in Section 4.3.4.1, was measured by varying
the input signal amplitude and setting the Ibias2 to control the gain. Measurements were
taken for two Ibias1 settings. Table 4.11 describes the value of the input signal as indicated
by the low distortion function generator. For Ibias1 equal to 40 nA, recordings were able
to be seen down to 5 mV of input peak-to-peak amplitude. Below that input value, the
acquired waveform at the oscilloscope was predominantly noise. For Ibias1 increased to
200 nA, the input signal was able to be decreased down to 2.5 mV peak-to-peak amplitude
and still acquire a visible sinusoidal signal at the oscilloscope.
Both the input and output of the VGA were observed on the oscilloscope. The output of
the VGA was connected to the LNA with bandpass between 0.3 Hz and 30 kHz and gain of
1. The transient results for Ibias at 40 nA are shown in Fig. 4.33. Both the input and output
are stitched together from the captured waveforms for varying input and gain settings. As it
can be seen even though the input is varying, the output amplitude remains constant.
The linearity of the VGA is expressed by the gain linearity and THD. The gain linearity is
how well the measured gain matches the expected gain defined by the ratio Ibias1/Ibias2. To
find the measured gain the FFT in MATLAB of the captured input and output is taken to
derive their amplitude at the main harmonic frequency. The gain is the ratio Vout/Vin at
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Table 4.11: Input amplitude and gain setting for the VGA measurements.
Ibias1=40 nA Ibias1=200 nA
Vin* Ibias2 Vin* Ibias2
(mV) (nA) (mV) (nA)
20 40 20 200
17.5 35 17.5 175
15 30 15 150
12.5 25 12.5 125
10 20 10 100
7.5 15 7.5 75
5 10 5 50
2.5 25
*Input peak-to-peak amplitude
from the function generator.
the main frequency. The results are plotted in Fig. 4.34 (a). It can be seen that the gain
linearity is good (less than 1 %) up to gain of 4 (corresponding to input 5 mV peak-to-peak).
However, for expected gain of 8 (input is 2.5 mV peak-to-peak), the measured gain is more
than double the expected gain.
THD is computed in MATLAB for all harmonics up to 30 kHz. The input THD is subtracted
to account for the input introduced distortion. The results are illustrated in Fig. 4.34 (b).
The input peak-to-peak amplitude in this Figure (x axis) is derived from measurements.
For Ibias1 equal to 40 nA, the THD limit of 1 % is surpassed for input below 10 mV. This
contradicts the simulated results that indicated maximum THD of 1 % for input 500µV
(gain of 40). For increased Ibias1 to 200 nA, the THD limit is surpassed below input of
5 mV, doubling the linear range of the VGA.
For the VGA noise measurements two gain settings are applied. In the first setting both
bias currents Ibias1 and Ibias2 are 40 nA (gain of 1). In the second setting Ibias1 remains
40 nA, whereas Ibias2 is reduced to 1 nA (gain of 40). In both cases, the output of the
VGA is connected to the LNA with the integrated bandpass filter set between 0.3 Hz and
30 kHz. When measuring noise, the input of the LNA is connected to ground. The LNA
gain is 50 when measuring the noise of the VGA first setting and noise, and 10 for the
VGA second setting to avoid overload. The time domain captured waveforms are shown in
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Figure 4.33: Measured transient response of the VGA for varying input amplitude.
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Fig. 4.35.
The same procedure as in Section 4.3.4.3 is followed to calculate the RMS value of the VGA
output noise. For Ibias1 and Ibias2 supplying 40 nA, the measured noise between 0.3 Hz and
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Figure 4.35: VGA and instrumentation measured noise in the time domain. The VGA noise
is measured for two Ibias2 settings (40 and 1 nA). Ibias1 in both cases is 40 nA.
30 kHz is 20.31µV. For Ibias1 40 nA and Ibias2 1 nA and same frequency band, the measure
noise is 199.72µV. For the latter, the measured noise is higher than expected (Table 4.9),
which is partly accounted for by the increased frequency band. However, is still lower than
the signal level of 250µV at the input of the VGA for gain of 40.
Summary of Measured Results
The HPF and VGA noise measurements are consistent with the simulated noise figures
and the values are well below the input signal of each, ensuring that the induced thermal
noise will not bury the signal. Both topologies exhibit tuneability with a linear response.
Nevertheless, the linear range of the VGA is limited compared to the expected linear range
(for both gain and harmonic distortion) of 20 mV. In the next generation of VGA fabrication,
a linearised OTA will be utilised (Section 4.3.4.1) increasing the linear range (according to
simulations) by a factor of 4. Moreover, in simulations the THD limit will be considered
0.25 % to ensure that the measured THD is below 1 %.
4.3.5 Front-End with Feedback Self-Calibration
In this Section, we present the system that sets the gain of the VGA. It operates completely
automatically and in real-time. This system takes an amplified neural signal as its input,
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locates the spike peaks and outputs the magnitude of these peaks as a dc current (biasing
the VGA) [33]. The block diagram of the system is shown in Fig. 4.36. This operates as
follows:
• A window is sampled around the peak of the neural signal by using a single threshold
spike detector with threshold derived from input (i.e. k × σ) [16, 34].
• The peak detector follows the increasing monotony of the signal. A change of monotic-
ity signals the peak, triggering an event.
• The pulse generator then produces a pulse aligned to the spike peak.
• The generated pulse disconnects the input to a sample and hold switch, capturing the
peak magnitude.
• The captured peak magnitude is converting into a current that controls the gain of
the VGA.
Vthr
Peak
Detector
Pulse
Generator
Neural input
Peak 
(Magnitude)
 Output
S&H
Sample
+
_
V-I
Converter Ibias2
Figure 4.36: System setting the VGA gain.
4.3.5.1 Circuit Implementation
The circuits has been implemented in a commercially-available 0.18µm 1P4M CMOS tech-
nology provided by AMS.
Peak Detector
The peak detector circuit is shown in Fig. 4.37, adapted from the designs reported in
[35, 36, 37]. The basic idea behind this circuit is to follow the input for increasing signals
but not for decreasing signals. This is achieved by comparing the level of Vin(t) to its
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previous value (stored in C1), thus monitoring the monotony of the signal (if increasing).
The output of the OTA is described by Eq. 5.7.
Vs(t) = A·Vin(t)·Vpeak(t) (4.20)
where A is the OTA gain.
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VDD=1.8V
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Q10
Vleak
Q4
2/0.5
Vin
Figure 4.37: Peak detector circuit (with bias current, Ibias=40 nA).
Device Q9 has two roles: to charge the capacitor C1 (for increasing signals) but disconnect
the input (for decreasing signals). For increasing signals, Vin >Vpeak and therefore device
Q9 charges C1 until Vin=Vpeak. This charging inherently causes some hysteresis, depending
on the value of the capacitor (the smaller the capacitor, the closer Vpeak tracks Vin). At
the peak, the monotony of the signal changes from positive to negative and Vin <Vpeak,
causing Q9 to switch off. C1 is then slowly discharged through the leakage network (R1 and
Q10) which can be tuned using Vleak. The target is to set this such that Vpeak discharges
to below the threshold voltage of the comparator in 4 ms, which is considered to be the
minimum inter-spike interval. The polysilicon resistor (R1) has been inserted in series with
Q10 to improve the noise performance.
Pulse Generator
The pulse generator circuit is shown in Fig. 4.38. The pulse generator input is the signal
Vs(t), produced by the peak detector. Vs is a control signal (digital signal) but with varying
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duration and slow response. The input of the pulse generator is edge triggered and thus,
the output is a steep digital pulse of 1 ms duration aligned to the spike peak.
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Figure 4.38: Pulse generator circuit. The output is generated by a current starved inverter
chain.
Magnitude Detector
The spike amplitude detector uses an elaborate sample and hold topology to capture the
amplitude of the input signal at the time of the spike peak. The sample and hold switch
is controlled by the pulse (aligned to spike peak) generated by the pulse generator. The
magnitude detector output is a DC voltage ranging from 912.5 mV to 1.4 V, assuming an
overall amplification of 54 dB (preceding the peak magnitude detection) with the signals
biased about the analogue ground (ie. mid-supply).
V-I Converter
The input of the V-I converter is connected to the output of the magnitude detector. The
level-shifter decreases the DC input voltage to a level where the V-I converter operates
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linearly. The V-I converter [38] converts the DC voltage into a equivalent current. So, DC
voltage (of 32 dB dynamic range) representing the spike peak amplitude is converted to an
equivalent DC current (from 1 to 40 nA) that biases OTA2 of the VGA (the bias current of
OTA1 is constant). The V-I converter is illustrated in Fig. 4.39.
Vout
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M3
M5 M6
M7
M8 M9
M10
Rs
4/4
4/4
4/410/10 10/10
10/10 10/10
4/4
1/20
Level shifter V to I converter
Figure 4.39: Voltage to current converter setting automatically Ibias2 of the VGA, and thus
its gain.
4.3.5.2 Simulated Results
The circuits has been simulated using the Cadence Spectre (5.1.41isr1) simulator with
foundry supplied BSIM3v3 models. The test signals used are neural data sets sampled at
24 kHz3.
Peak Detector
The peak detector operation is illustrated in Fig. 4.40. This illustrates the noise immunity
and tuneability of the peak detector circuit. By tuning the bias voltage on transistor Q10, i.e.
Vleak, the spike recovery time can be adjusted. Here it is essential to select an intermediate
value, as if this is too long, the detector may miss spikes (at high rates) and if too short,
the noise immunity will be compromised.
3http://www2.le.ac.uk/departments/engineering/research/bioengineering/
neuroengineering-lab/spike-sorting
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Figure 4.40: Peak detector output for different values of Vleak. The nominal value used is:
Vleak = 275mV .
Pulse Generator
A crucial aspect is for the pulse generator to be able to encode accurate timing with low
variation over a wide variety of spike signals. Fig. 4.41 shows a histogram illustrating the
distribution of the time offset between the actual spike peak (neural input signal) and the
rising edge of the generated pulse (φ1) for 100 spikes. Over this dataset the average offset is
0.215µs with a standard deviation of 47.5µs. It can be observed that the histogram in fact
exhibits two peaks. This can however be attributed to the quantisation error in the sampled
dataset, since fsample=24 kHz. This equates to a 41.6µs temporally-referred quantisation
offset, therefore accounting for the majority of this offset.
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Figure 4.41: Temporal variation in the offset of detected spike peaks.
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Magnitude Detector
Fig. 4.42 illustrates the operation of the magnitude detection. The first key requirement
is temporal accuracy to capture the signal magnitude when the spike peak occurs. This is
ensured by the correct timing of the generated pulse. The second is that the output is a DC
voltage suffering minimal leakage and renewed at each new spike. As shown, both criteria
are satisfied.
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Figure 4.42: Detection of spike peak magnitude for a 1.25 s neural signal.
4.4 Summary
In 1999 the First International Meeting of Brain-Computer Interface Technology took place
and four year later, the need for researchers and industry to adopt a common framework to
compare BMIs was stressed [39]. Now, in 2013, even though technology has dramatically
advanced and dedicated terminology has been established, still the design decisions and
trade-offs in neural interface development have not been clearly defined.
Hence before we explore circuits and algorithms enhancing the performance of such systems,
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firstly we must identify the key design constraints (i.e. low power dissipation and silicon
area for safe implantability and prolonged battery life, sufficient communication bandwidth
to transmit data and high accuracy to avoid information loss). A decision of paramount
importance, influencing all the aforementioned constraints, is the level of on-chip processing
(determining data quality and format). Six different transmission schemes are proposed: (1)
raw neural data, (2) compressed (lossless) neural data, (3) spike detection events , (4) spike
detected neural data, (5) neural feature extracted data and (6) spike sorted data.
After having considered the systematic design constraints and trade-offs, we proceed with
the examination of design decisions for the channel architecture of a neural interface com-
municating raw neural data. The main components of such a channel are a neural amplifier,
a high-pass filter to eliminate the LFPs and a second amplification stage. We have modelled
the noise seen and induced by the amplifier and derived that 10µV of integrated input re-
ferred noise is a valid limit for the amplifier. We examined real recordings and deduced that
a 0.1 Hz high-pass cut-off is a sufficient to eliminate the dc drift generated at the electrode-
tissue interface. Based on simulated results of a neural amplifier, implemented in 0.18µm
CMOS technology, we showed the linear relationship of power and gain-bandwidth product
(for weak inversion biased OTA) and the limit to the minimum OTA bias current (and hence
power) set by the maximum input referred noise for accurate amplifier operation.
Moreover, the optimal way to set the gain was investigated. Through thorough compari-
son between three gain calibration schemes, we deduced that self-calibration (on-chip gain
calibration using analogue electronics) is the best solution with minimised area and data
rate per channel, given a low-power implementation of the on-chip calibration circuit. The
feed-forward (VGA for signal amplification and conditioning) and feedback (AGC for gain
calibration) were implemented, simulated and measured using commercial 0.18µm CMOS
technology. The feed-forward circuit consumes only 1.2-1.4µW, has input referred noise
of 9.66µV, gain varying between 52 and 86 dB and bandwidth 100 to 3 kHz (with tunable
high-pass cut-off). The automatic gain control (AGC) circuit is also compact (total area
of 0.01 mm2) and ultra-low power (consumes between 1.16 and 1.46µW with a dynamic
requirement of 2.67 nJ/spike).
In this chapter, the channel architecture for communicating raw data was optimised. Through
algorithmic and circuits simulations, we have presented an unsupervised VGA with AGC
with combined power consumption is less than 3µW. Due to the versatility, low power con-
sumption and the fact that no off-line training is required, the proposed architecture can be
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replicated to build multi-channel neural interfaces. In the following chapters (Chapters 5
and 6), the same design process is adopted to develop novel hardware-efficient algorithms
and versatile low-power circuitry for the other transmission schemes.
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Chapter 5
Algorithms and Channel
Architectures for Transmission of
Spike Detection Events and Spike
Waveforms
5.1 Introduction
The level of processing on chip can vary and it determines the format of the transmitted
information as illustrated in Fig. 5.1. In this chapter we focus on optimising the channel
architecture for two specific information transmission schemes: spike intervals (scheme 3)
and spike waveforms (scheme 4). For both schemes the accuracy of the spike detector is of
paramount importance as information cannot be recovered. Additionally, scheme 4 relies
on the efficiency of the encoding of the time interval between spikes.
This chapter is organised as follows. Section 5.2 investigates how statistical methods used
to set the detection threshold and spike enhancing operators that are implementable in
low-power hardware perform. The optimal methods and operators are selected for two
calibration schemes; local (threshold setting is optimised per channel) and global (threshold
setting is optimised for all channels) calibration. Moreover, the bandwidth requirements for
efficient spike detection are explored. Section 5.4 analyses a novel spike detection algorithm,
in which the neural signal is pre-processed by the NEO and the detection threshold is set
automatically (without requiring external calibration). In Section 5.6, the implementation
of a charge mode circuit is presented that encodes the spike firing rate into voltage with a
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Figure 5.1: Low to high level data transmission. Focus is on transmission of spike detection
events and spike waveforms.
fixed period. This can be used both after spike detection to count the number of spike events
and also to enhance the performance of the novel spike detector (as shown in Section 5.4).
A novel circuit for achieving spike detection is described in Section 5.5.
5.2 Identification of Optimal Spike Detection Algorithms
The robustness of the spike detector is imperative for efficient function of the chip. Other-
wise, the accuracy of spike sorting will be severely compromised. Fig. 5.2 shows a typical
architecture for spike detection. The detection accuracy depends on the efficiency of the
chosen Background Activity Statistical Estimation (BASE) method, the derivation of the
optimal c to set the threshold (thr=c·BASE) and the optional use of a signal preprocessing
operator to enhance the spike instances against background activity. We optimise spike
detection by appropriate choice of these parameters.
Operator
Comparator
Background
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Statistical
Estimation
(BASE)
Threshold
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(c    BASE)
_
+
Detection
Outcome
(optional)
Electrode
Gain
Bandwidth
Input referred noise
Figure 5.2: Spike detection block diagram.
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Another parameter being investigated is how the input spike bandwidth affects spike de-
tection. Typical design specifications require the front-end bandwidth to be a minimum of
5 kHz. We examine the effect of band-limiting the input signal. It is shown how if the band-
width of the front-end is reduced, with the features of interest remaining intact, the power
consumption of the neural amplifier can be significantly diminished without compromising
gain or performance.
5.2.1 Methods
The accuracy of spike detection is quantified in terms of sensitivity and false detection rate
(Section 5.2.1.1). MATLAB simulations are performed for locally calibrated (i.e. threshold
optimisation for each test dataset) in Section 5.2.1.3 and globally calibrated channels (i.e.
threshold optimisation for all test datasets) in Section 5.2.1.4. The test datasets used are
simulated (prior knowledge of spikes location) and described in Section 6.2.2.5.
5.2.1.1 Accuracy Quantifiers
Valid accuracy criteria are sensitivity (Eq. 5.1) and false detection rate (FDR) (Eq. 5.2)
[1, 2]. Sensitivity quantifies the amount of detected spikes (and ideally is 100%), whereas
FDR the amount of falsely detected spikes (and ideally is 0%). High sensitivity is more
important than FDR as missed spikes cannot be recovered and thus, information is lost.
False detections can be eliminated through spike sorting. However, increased false detection
rate will add to the computational complexity of spike sorting and hence, to its power
consumption if implemented on chip.
Sensitivity =
TP
TP + FN
· 100% (5.1)
where TP (True Positives) are the correctly assigned spike detection events and FN (False
Negatives) are the true spike events missed by spike detection.
FDR =
FP
TP + FP
· 100% (5.2)
where FP (False Positives) are the spike detection events where no spike truly occurred.
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These two criteria are commonly used as quantifiers of detection schemes performance in
disciplines of biomedical engineering. In Image Analysis, usually sensitivity and specificity
( True NegativesTrue Negatives+False Positives) are used. Nevertheless, in spike detection specificity is not ap-
plicable, mostly because of the “true negatives” element, so we use FDR as a false detection
quantifier instead.
5.2.1.2 Test Datasets
To evaluate the spike sorting accuracy for various feature extraction methods we use sim-
ulated neural signals. The datasets [3] were originally used in [4] to evaluate spike sorting
with wavelets and superparamagnetic clustering. The spike signals have been randomly se-
lected from a database of over 594 waveforms recorded from the neocortex and basal ganglia
in humans. Noise has been added onto the generated dataset by superimposing random
spike signals to emulate the background activity. These have been randomly distributed at
a ratio of 2:1 (spikes to ‘noise’). The advantage of using simulated data is that the ground
truth is known and is therefore particularly useful for testing different detection and sorting
appBroaches.
For our simulations we are using four of these datasets, each containing three different types
of spike shapes and at four different noise levels. The input signals have been normalised
and the standard deviation of the added noise (i.e. inverse of the signal-to-noise ratio) is
0.05, 0.01, 0.15 and 0.2. The spike waveforms for each of the three classes in the four test
dataset are shown in Fig. 5.3. These have been generated by taking a mean across all spikes
in each cluster. The spikes waveforms have been extracted using a 64 sample window (with
sampling rate 24 kHz) aligned to the spike peak (set at sample 20).
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% Figure 5.3: Averaged spike shapes of spikes contained in each dataset
Within this 64 sample window, more than one spike can be captured. The spikes for which
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this occurs are known as overlappBing spikes. The mean percentage (averaged over noise
levels) of overlappBing spikes is 22.41 %, 23.01 %, 23.17 % and 22.80 % for datasets 1, 2, 3
and 4 respectively.
5.2.1.3 Adaptive Threshold Selection for Locally Calibrated Channels
The spike detection accuracy over all datasets and noise levels is evaluated (through MAT-
LAB simulations) for raw signals (not pre-processed) and for signals preprocessed by each
of the following six operators: NEO, ENEO (k=2), exponent, absolute value, negation and
voltage squarer (detailed algorithmic description of all operators can be found in Chap-
ter 3). Fig. 5.4 illustrates the effect of each pre-processor on a raw signal segment. As it
can be seen the NEO and ENEO operators significantly enhance the SNR, which explains
the results that will be presented in Section 5.2.2.
The first step is to determine the optimal threshold through an optimisation process that
identifies the optimal statistical method, among averaging (Eq. 5.3), RMS (Eq. 5.4) and
MAD (Eq. 5.5), for threshold setting along with the optimal scaling factor c. The opti-
misation process is an iterative algorithm that identifies for each dataset and noise level
separately the c that yields the maximum sensitivity. All tests signals are normalised to
their absolute maximum value. If hardware implementation is considered, c has to multi-
plied by the maximum amplitude in the simulated/recorded signal.
thraverage = c · 1
N
N∑
n=1
x(n) (5.3)
where c is a constant, x(n) is the neural signal (preprocessed or not) and N is the number
of sample points in the signal x(n).
thrRMS = c · 1
N
√√√√ N∑
n=1
(x(n)− x¯)2 (5.4)
where x¯ is the average value of the neural signal x(n)
thrMAD = c · median(|xn − x¯|)
0.645
, n = 1...N (5.5)
Algorithms and Channel Architectures for Transmission of Spike Detection
Events and Spike Waveforms 160
0 20 40 60 80
−1
0
1
Raw
Time (ms)
Am
pli
tu
de
0 20 40 60 80
−1
0
1
Negation
Time (ms)
Am
pli
tu
de
0 20 40 60 80
0
0.2
0.4
0.6
NEO
Time (ms)
Am
pli
tu
de
0 20 40 60 80
0
0.5
1
ENEO (k=2)
Time (ms)
0.5
1
1.5
2
2.5
Exponent
0
0.5
1
Absolute value
Am
pli
tu
de
0 20 40 60 80 0 20 40 60 80
Am
pli
tu
de
Am
pli
tu
de
Figure 5.4: Effect of preprocessing on signal SNR. The same signal segment from dataset 1
with noise 0.10σ is processed by operators negation, NEO, ENEO (k=1), exponent, absolute
value. All signals are normalised to the maximum absolute value of the raw signal and the
spikes are annotated with red marks.
It should be noted that the implemented MATLAB spike detection introduces a refractory
period of 1 ms after each threshold crossing. Therefore, overlapping spikes will likely be
missed, decreasing sensitivity. This approach is chosen as more realistic, emulating on chip
spike detection.
5.2.1.4 Adaptive Threshold Setting for Globally Calibrated Channels
However, given that the amount of implanted electrodes/channels is continually increasing,
individual calibration for each channel could be infeasible for the limited available com-
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munication bandwidth. This case, referred to as global calibration, determines the optimal
threshold setting method when c (derived using local calibration) is averaged for all datasets
at each noise level. The noise level is assumed invariant among channels because of the prox-
imity of the electrodes. Spike detection and normalisation are performed as described in
Section 5.2.1.3.
5.2.1.5 Spike Detection for Bandlimited Neural Signals
The analysis that follows aims to quantify the performance of the different spike detec-
tion methods for bandwidth-limited signals to formulate a new strategy in sub-component
topology selection. Reducing the neural amplifier bandwidth will decrease its power con-
sumption. As demonstrated in Chapter 4, power dissipation and GBW demonstrate a linear
relationship. Band-limiting is achieved using a first order Butterworth filter, emulating the
low-pass dominant pole of the amplifier. Fig. 5.5 shows the effect of bandlimiting on the
same raw and preprocessed neural signal segment.
In order to evaluate the bandlimiting effect on spike detection, firstly the threshold is
optimised for each detection method (raw signal, NEO, ENEO, exponent, absolute value,
voltage squarer) at each bandwidth (cut-off frequency varying from 10 kHz to 750 Hz) and
noise level (σ varying from 0.05 to 0.20). Spike detection and normalisation are performed
as described in Section 5.2.1.3.
5.2.2 Results
5.2.2.1 Locally Calibrated Channels
Accuracy of Adaptive Threshold Setting Methods
In this section, the performance of the BASE method for increasing noise levels (from 0.05
to 0.20σ) is evaluated. The spike detection accuracy (sensitivity and FDR) over all datasets
and noise levels is examined (through MATLAB simulations) for raw signals and for signals
preprocessed by each of the following six operators: NEO, ENEO (k=2), exponent, absolute
value, negation and voltage squarer. The c yielding maximum sensitivity for each BASE
method, sensitivity and FDR are shown in Tables B.1, B.2, B.3, B.4, B.5, B.6 and B.7 in
Section B.1 in Appendix B.
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Figure 5.5: Effect of bandlimiting on signal SNR for unprocessed and preprocessed (NEO,
exponent operator and absolute value operator) neural signal segment. The same segment
from dataset 1 with noise 0.10σ is processed by operators negation, NEO, ENEO (k=1),
exponent, absolute value. All signals are normalised to the maximum absolute value of the
raw signal without bandlimiting and the spikes are annotated with red marks.
Table 5.1 summarises the aforementioned results and presents the optimal methods along
with the computed sensitivity and FDR for all operators (NEO, ENEO, exponent, absolute
value, negation, voltage squarer) and raw signal, for both individual and global calibration.
The optimal threshold setting method is determined by averaging sensitivity and FDR over
all datasets and noise levels. The method with maximum sensitivity is selected as optimal.
For some operators sensitivity among methods varies significantly (no operator, exponent,
negation), while the difference is negligible for others (NEO, ENEO, absolute value, voltage
squarer). From this Table, we observe that the operator exhibiting the highest sensitivity
and lowest FDR are NEO and ENEO (slightly highest sensitivity observed for the ENEO).
However, NEO is selected as the operator with the best performance because of its decreased
computational complexity compared to ENEO. The operator with the lowest sensitivity is
the negation operator.
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Table 5.1: Results for raw and preprocessed neural signals with locally calibrated channels.
Showing sensitivity and FDR for the best performing BASE method and table where all
results are presented.
Operator BASE S F Table*
no operator MAD 87.92 15.24 B.1
NEO MAD 95.83 0.35 B.2
ENEO (k=2) MAD 95.43 0.48 B.3
Exponent MAD 88.34 15.15 B.4
Absolute value MAD 81.07 13.92 B.5
Negation MAD 48.79 70.39 B.6
Voltage squarer Average 81.46 13.58 B.7
S = Sensitivity (%), F=FDR(%)
*Tables are in Section B.1 in Appendix B.
Fig. 5.6 illustrates the spike detection efficiency of the various operators against the standard
deviation of noise (background activity) averaged over all four datasets. The spike detection
threshold for each is set at c·BASE, using optimal c and BASE as presented in Table 5.1.
We can conclude that the NEO and ENEO demonstrate the highest sensitivity and lowest
FDR and good noise immunity.
From Fig. 5.6, we observe that the absolute value and voltage squarer operators exhibit simi-
lar behaviour, which is expected since they essentially perform the same function. Moreover,
their sensitivity for all noise levels is lower than that of the raw signal.
The exponent operator behaves similarly to the raw signal, rendering its presence (even
though it can be implemented with nano-power consumption) extraneous. Additionally,
these methods at low SNRs maintain relatively high sensitivity at the cost of significantly
increased FDR. Their FDR is reaching up to 40% for the highest noise level, meaning that
spike sorting will operate at almost the double time as required.
Effect of Neural Signal Bandlimiting on Spike Detection
The effect of bandlimiting on detection sensitivity and FDR is evaluated for raw input
neural signal and in case the signal has been preprocessed by the NEO, ENEO (k=2),
exponent, absolute value and voltage squarer operators. The negation operator, as shown in
Section 5.2.2.1, performs so poorly that it is excluded from this Section’s comparisons.
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Figure 5.6: Efficiency of spike detection methods with individual calibration.
For each operator, the detection threshold is set separately at c·BASE for each dataset, noise
level and bandwidth. The BASE method used is the optimal per operator as described in
Table 5.1. The scaling factor c is set iteratively at each noise level and bandwidth to achieve
maximum sensitivity. Detailed sensitivity and FDR results, along with optimised c, are
presented in Tables B.8, B.9, B.11, B.13, B.14 and B.16 in Section B.1 in Appendix B.
Fig. 5.7 shows the deviation in the performance of different detection topologies when the
input signal is bandlimited. Sensitivity and FDR are averaged over all datasets and noise
levels at each bandwidth.
Highest sensitivity and lowest FDR are obtained for NEO and ENEO preprocessing. Low-
est sensitivity occurs for the absolute and voltage squarer operators. Between these two
extremes the raw signal and exponent operators display similar sensitivity. The FDR re-
sults for raw signal and preprocessed by the exponent, absolute value and voltage squarer
operators are similar.
From Fig. 5.7 we can conclude that reducing the amplifier bandwidth from 10 to 3 kHz is
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Figure 5.7: Efficiency of different spike detection methods for bandlimited signals.
safe (high sensitivity and low FDR) for the NEO and ENEO. The same bandlimiting also
results to minimal information loss for raw signal and the exponent operator. However, in
this case the FDR is almost doubled.
SNR influence on banlimited spike detection
A more thorough examination of Tables B.8, B.9, B.11, B.13, B.14 and B.16 in Section B.1
in Appendix B reveals that spike detection efficiency for bandlimited signals depends on
three factors: bandwidth, operator and noise level. For high SNRs reducing the amplifier
bandwidth has more significant effect on spike detection. Fig. 5.8 shows the difference in
detection sensitivity and FDR (averaged over all datasets) for low noise (0.05σ) and high
noise level (0.20σ) (with same settings as in Section 5.2.2.1).
Concluding that bandlimiting (down to 3 kHz) is a viable solution to decrease the neural
amplifier power consumption but should only be considered when signal are NEO or ENEO
preprocessed for high noise environments. For low noise environment, bandlimiting has also
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Figure 5.8: Effect of noise level on spike detection efficiency for bandlimited signals. (a)
Sensitivity and FDR for low noise level (0.05σ). (b) Sensitivity and FDR for high noise
level (0.20σ).
little effect on raw neural signals and signals processed by the exponent operator.
5.2.2.2 Globally Calibrated Channels
Accuracy of Adaptive Threshold Setting Methods
In this section, the performance of the BASE methods for ascending noise levels (from
0.05 to 0.20σ) is evaluated. The spike detection accuracy (sensitivity and FDR) over
all datasets and noise levels is evaluated (through MATLAB simulations) for raw signals
(not pre-processed) and for signals preprocessed by each of the following six operators:
NEO, ENEO (k=2), exponent, absolute value, negation and voltage squarer. The optimal
BASE method (c is preset by averaging local calibration optimisation results) and the
corresponding sensitivity and FDR are accumulated in Table 5.2.
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Table 5.2: Results for raw and preprocessed neural signals with globally calibrated channels.
Showing sensitivity and FDR for the best performing BASE method and table where all
results are presented.
Operator BASE S F Table*
no operator MAD 83.08 15.22 B.18
NEO Average 91.39 1.16 B.19
ENEO (k=2) Average 91.69 0.75 B.20
Exponent MAD 80.19 17.13 B.21
Absolute value Average 78.83 15.44 B.22
Negation RMS 39.61 73.82 B.23
Voltage squarer RMS 80.26 14.90 B.24
S = Sensitivity (%), F=FDR(%)
*Tables are in Section B.2 in Chapter B.
From this Table, we observe that the operator exhibiting the highest sensitivity and low-
est FDR are NEO and ENEO, with slightly better accuracy of the ENEO. However, NEO
is selected as the operator with the best performance because of its decreased computa-
tional complexity compared to ENEO. Detailed accuracy results (c, sensitivity and FDR)
are shown in Tables B.18, B.19, B.20, B.21, B.22, B.23, B.24 in Section B.2 in Ap-
pendix B.
Fig. 5.9 shows the spike detection accuracy of the various operators against the standard
deviation of noise averaged over all for datasets. As for individual calibration, NEO and
ENEO display the highest sensitivity and lowest SNR. Moreover, in this case decreased SNR
does not affect their performance. All other methods show similar behaviour, rendering the
operator presence unnecessary and even counter-beneficial, as the spike detection with a
raw signal displays the highest sensitivity at high noise levels (with an increased FDR
trade-off).
Effect of Neural Signal Bandlimiting on Spike Detection
In this Section, the effect of bandlimiting on detection sensitivity and FDR for globally
calibrated channels is evaluated for raw input neural signal and in case the signal has been
preprocessed by the NEO, ENEO (k=2), exponent, absolute value and voltage squarer op-
erators. The negation operator, as shown in Section 5.2.2.2 displays much higher FDR
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Figure 5.9: Efficiency of spike detection methods with global calibration.
than sensitivity. Its inadequate performance excludes it from the bandlimiting investiga-
tion.
Firstly, for each operator the detection threshold is set separately at c·BASE for each
dataset, noise level and bandwidth as in Section 5.2.2.1. These simulations have to be
repeated as the optimal threshold setting method for globally calibrated channels (Table 5.2)
differs from the locally calibrated ones. The optimised c, sensitivity and FDR are presented
in Tables B.8, B.10, B.12, B.13, B.15 and B.17 in Section B.1 in Appendix B.
Then, the optimised factor c is averaged over all datasets at each noise level and bandwidth.
Detailed sensitivity and FDR results are presented in Tables B.25, B.26, B.27, B.28 , B.29
and B.30 in Section B.2 in Appendix B. Fig. 5.10 shows the detection efficiency (sensitivity
and FDR are averaged over all datasets and noise level at each bandwidth) of various
processing setups against reduced bandwidth.
From Fig. 5.10, the best performing operators (highest sensitivity and lowest FDR) are the
NEO and ENEO. Bandlimiting down to 3 kHz does not affect their performance. At 2 kHz
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Figure 5.10: Efficiency of spike detection methods on bandlimited signals with global cali-
bration.
a slight reduction in accuracy can be observed that rapidly increases at 1 kHz. The other
preprocessors influence adversely the detection sensitivity against the sensitivity of the raw
signal detection. However, reducing the bandwidth of the raw signal for globally calibrated
channels at 3 kHz is not recommended, as sensitivity has significantly decreased compared
to 5 kHz. The FDR performance of all other operators and of the raw signal is similar with
worst performing the absolute and squared operators.
5.3 Further Investigation of NEO efficiency
In Section 5.2, we have explored the efficiency of adaptive algorithms for setting the thresh-
old for both locally and globally calibrated channels. We conclude that the NEO operator
enhances the spike instances significantly yielding high sensitivity (above 95 % for local cal-
ibration and above 90 % for global), low sensitivity (below 5%) and good noise immunity.
The ENEO (NEO with k=2) performs slightly better than the NEO, however NEO is chosen
as the preferred preprocessing operator because of its reduced computational complexity
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(compared to ENEO). In this section, we further investigate the performance of the NEO
in non-ideal settings (on-line training and added thermal noise from the amplifier) that
ubiquitously occur in on-chip implementations of the algorithm.
5.3.1 Methods
More specifically, we quantify the sensitivity and FDR when on-line training is performed
(i.e. optimal threshold is derived using MAD for a limited time window) and white noise
is induced by the neural amplifier (i.e. additive gaussian noise). In all spike detection
simulations, NEO is used for preprocessing and MAD as the BASE method as it displays
highest sensitivity and lowest FDR (combined with the NEO) for individually calibrated
channels (Tab. 5.1).
5.3.1.1 Training for Detection Threshold
In Section 5.2, the optimal scaling factor c was derived through an iterative process (running
for the entire dataset length) aiming to maximise sensitivity. In this section, we investigate
how the spike detection efficiency (quantified by sensitivity and FDR) is influenced by se-
lecting a window from each dataset at each noise level. The factor c (maximising sensitivity)
is derived within this window and consequently applied to threshold for detecting spikes
throughout the entire dataset.
Two cases of training are considered. In the first case, the training window starts from the
beginning of the dataset and expands according to window length. In the second case, the
signal is segmented into window length bins. The factor c is derived iteratively for each of
these bins and then averaged to set the threshold for the entire dataset.
5.3.1.2 Effect of White Noise
In this section, we investigate the effect on spike detection of added thermal noise (white
Gaussian noise) from the neural amplifier or the electrode. Using MATLAB, the power of
the input signal is measured and then, white noise is added. The noise power/amplitude is
determined by the user-defined SNR according to Eq. 5.6.
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SNRdB = 10 · log10
(
Psignal
Pnoise
)
= 10 · log10
(
Asignal
Anoise
)2
= 20 · log10
(
Asignal
Anoise
)
(5.6)
For example for a neural signal of 100µV amplitude and SNR 40, 20 and 0 dB, the white
noise amplitude is 10, 17.78 and 31.62µV respectively. This is illustrated in Fig. 5.11. It can
be seen that at 15 dB SNR, the spike is barely distinguishable and at 10 dB is completely
lost.
No white noise Added white noise with SNR 20 dB Added white noise with SNR 15 dB Added white noise with SNR 10 dB
Figure 5.11: Spike waveform (MUA level of 0.05σ) without white noise and with added
white noise contributing to 20, 15 and 10 dB.
In this chapter so far, the term noise was used to described the background activity or
otherwise known multi-unit activity (MUA). In this section, to distinguish the two noise
sources present in the signals, we will refer to the thermal noise as noise and the background
noise as MUA. To derive the optimal threshold for spike detection, a training period occurs
with duration approximately 4 s (about 7% of the signal duration) at the beginning of each
signal (consistent with results in Section 5.3.2.1). The scaling factor c that yields the highest
sensitivity is obtained and applied to the threshold for the entire signal.
5.3.2 Results
5.3.2.1 Training
The training time is changed from 2·103 to 7·105 sample points (approximately from 83 ms
to 29 s with sampling rate 24 kHz). The sensitivity and FDR are presented in Fig. 5.12.
In general, after 200 ms (about 0.33 % of the entire signal) of training the spike detection
efficiency for all datasets is approaching the final values. However, to ensure efficiency
maximisation for all datasets (with a less than 1 % deviation from final results), a training
period of 2 s (about 3.33 % of the entire signal) is suggested.
Algorithms and Channel Architectures for Transmission of Spike Detection
Events and Spike Waveforms 172
0 10 20 300
10
20
30
40
Training window length (s)
FD
R 
(%
)
Dataset 1
Noise 0.05σ
Noise 0.10σ
Noise 0.15σ
Noise 0.20σ
0 10 20 300
10
20
30
40
50
60
Dataset 2
Training window length (s)
FD
R 
(%
)
0 10 20 300
10
20
30
40
50
Dataset 3
Training window length (s)
FD
R 
(%
)
0 10 20 300
20
40
60
80
Dataset 4
Training window length (s)
FD
R 
(%
)
(b)
0 10 20 3060
70
80
90
100
Training window length (s)
Se
ns
itiv
ity
 (%
)
Dataset 1
Noise 0.05σ
Noise 0.10σ
Noise 0.15σ
Noise 0.20σ
0 10 20 3040
50
60
70
80
90
100
Dataset 2
Training window length (s)
Se
ns
itiv
ity
 (%
)
0 10 20 3060
70
80
90
100
Dataset 3
Training window length (s)
Se
ns
itiv
ity
 (%
)
0 10 20 3040
50
60
70
80
90
100
Dataset 4
Training window length (s)
Se
ns
itiv
ity
 (%
)
(a)
Figure 5.12: Spike detection accuracy (sensitivity in (a) and FDR in (b)) for varying training
periods (from approximately from 83 ms to 29 s) over four datasets (each with four MUA
levels). The training period occurs at the beginning of the signal.
In the case of random training period selection (and consequently averaged), similar results
are observed (Fig. 5.13(a) for sensitivity and (b) for FDR). High sensitivity and low FDR
are obtained with training of only 400 ms, except in the case of dataset 4 and lowest MUA
level (sensitivity is decreased by about 10 % and FDR increased by the same percentage).
To determine the appropriate window size for training, an extra criterion is used. We
extract the scaling factor c that during the training period achieves the highest sensitivity.
The results are plotted in Fig. 5.13(c). It can be observed that for some of the signals, the
best performing c is varying significantly for training period below 12.5 s (about 20 % of the
signal). This could potentially cause inconsistencies in the spike detection accuracy.
5.3.2.2 Effect of White Noise
Results showing the effect of adding white noise (with SNR varying from 0 to 60 dB) for
all datasets and varying MUA level (between 0.05 and 0.20σ) are shown in Fig. 5.14.
The dataset for which spike detection is most adversely influenced by adding white noise is
dataset 1. Deterioration (decreasing sensitivity and increasing FDR) starts at SNR of 25 dB.
At 20 dB for the highest MUA level, sensitivity has decreased to 80.35 % and FDR increased
to 10.07 %. Dataset 3 is displaying the best noise immunity. At 10 dB SNR sensitivity is
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Figure 5.13: Spike detection accuracy (sensitivity in (a) and FDR in (b)) for varying training
periods (from approximately from 200 ms to 29 s) over four datasets (each with four MUA
levels). The training period is derived from segmenting the signal and then averaging
the optimised scaling factor over all segments. In (c) the value of c yielding the highest
sensitivity among all segments for each dataset and MUA level is shown.
still above 90 % (specifically 91.33 %) and FDR less than 10 % (specifically 8.35 %) for the
signal with the highest MUA.
It was also considered whether the increase of training time would increase the spike detec-
tion accuracy for low SNRs. As this premise was proven invalid through simulations, the
results are omitted.
Overall, we suggest that SNR lower than 20 dB can adversely effect spike detection. This
translates to a SNR of 1/10 (e.g. noise amplitude of 10µV for a 100µV signal). However,
as seen in Section 2.3.1 in Chapter 2, the amplitude single-unit activity (SUA) can be as
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Figure 5.14: Effect on spike detection accuracy ((a) sensitivity and (b) FDR) of decreasing
the SNR by adding white noise (thermal noise) to the signal for four datasets with varying
MUA levels (from 0.05 to 0.20σ). (SNR is calculated considering only white noise).
low as 50µV. In this case, to avoid burying the signal in noise, the input referred noise
of the amplifier should be smaller than 5µV. The option of relaxing the amplifier noise
specifications, thus saving on power consumption, may be provided for cases such as Dataset
3. As mentioned above, for this dataset the spike detection is accurate at 10 dB SNR, which
translated to an amplifier noise plateau at 15.81µV for input signal amplitude of 50µV.
However, over-designing the neural amplifier may not be the solution. Prior to the amplifier,
noise is added by the electrode. As modelled in Section 4.3.1.2 in Chapter 4 (based on in-
vivo recorded data), the electrode noise (in conjunction with MUA) can vary between 11.61
and 24.70µV. If this modelling is accurate, the expected spike detection accuracy would be
significantly decreased for neural recordings under 100µV.
5.4 A Calibration-Free Spike Detector: Algorithmic Descrip-
tion
The need for external monitoring and calibrating each channel’s threshold is essential for
maintaining spike detection accuracy (Section 5.2). This has given rise to adaptive al-
gorithms for selecting this threshold level. However, the aforementioned BASE methods
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require off-line calibration. In this section, we are proposing a novel algorithm to set the
threshold. This algorithm is adaptive and has the potential of being implemented on chip
(not requiring any calibration) in low power analogue electronics.
5.4.1 Algorithm
In the proposed spike detection algorithm, the signal is preprocessed by the NEO (highest
accuracy operator as shown in Section 5.2) to enhance spike features against background
activity. The detection threshold is set by a peak detector tracking spikes monotonicity.
The peak detector output tracks the positive edge of spikes and decreases by an adaptive
leakage rate when spike amplitude decreases, but remains always above noise level (even
when spike firing rate is small). The leakage rate is determined by the spikes peak amplitude
(tracked by a large time constant peak detector) and the spike firing rate (number of spike
events in pre-determined period).
The block diagram of the proposed spike detector is shown in Fig. 5.15. A basic building
block is the spike detector with leakage determined by the ratio of leakage voltage (Vleak)
divided by leakage rate (τleak) (Vleak and τleak can be either constant or time variant).
Eq. 5.7 describes its operation in detail.
Vpeak(n) =
{
Vin(n), if Vin(n) ≥ Vin(n− 1)
Vin(n− 1)− Vleak(n)sr·τleak(n) , if V in(n) ≤ Vin(n− 1)
(5.7)
where Vpeak(n) is the output of the peak detector, Vin is its input, Vleak is the leakage
voltage, τleak is the leakage rate and sr is the sampling rate of signal Vin(n).
The amplified signal x(n) is processed by the NEO and amplified by 10. This signal is fed
to a peak detector with a long time constant, leaking 0.075 V/s when not tracking its input.
The output of the first peak detector w(n) is essentially an estimate of the amplitude of the
spikes in signal 10·y(n), which is the signal on which spikes are detected (this signal is also
connected to the positive input of a comparator). By acquiring an estimate of the spikes
amplitude, the leakage voltage Vleak of the second spike detector can be set at 0.5·w(n). This
spike detector sets the adaptive threshold. This one presents a much shorter time constant,
determined (apart from w(n)) from the its leakage rate. This rate is set adaptively by the
spike rate detection block. This means that when the firing rate increases the output of
the spike detector pn will increase faster in order to avoid missing spikes (thus increasing
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sensitivity). However, when the firing rate decreases, p(n) will decrease more slowly in order
to avoid equating the threshold with background noise (thus decreasing FDR). Finally, to
set the threshold the signal p(n) is convoluted with -15y+0.6. This is another safety measure
to ensure sufficient noise margin (i.e. keep the threshold above noise).
Spike
detector output
(pulse train)
Peak 
Detection
10NEO
+
-
Comparator
yx 10y
w thr
IN
Vleak
τleak
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1
Peak 
Detection
IN
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τleak
Spike Rate
Detection
0.5
-15
0.6
*
-15y -15y+0.6
p0.5w
Amplied 
neural signal 
Figure 5.15: Block diagram of proposed spike detection algorithm with adaptive threshold
selection.
It should be noted, that the choice of the constants (for signals amplification and addi-
tion) as annotated on Fig. 5.15 are not arbitrary. As this is a detection method suitable
for implantation, are based on the dynamic range of an amplified neural signal prepro-
cessed by the NEO (appBroximately 30 mV) and their significance will become clearer in
Section 5.5.
5.4.2 Spike Detection Accuracy
The performance of the proposed method (i.e. adaptive-threshold spike detection) has
been quantified through a series of MATLAB simulations. This is compared to two spike
detection methods utilising optimally-set thresholds, based on: (A) input signal compared
to c×(MAD of NEO signal) where c is locally calibrated (optimal c values in Table B.2
in Chapter B) and (B) NEO signal compared to c×(average of NEO signal) where c is
globally calibrated (optimal c values in Table B.19 in Appendix B). The threshold selection
constants c have been obtained through an exhaustive search across all datasets and noise
levels, as described in Sections 5.2.2.1 and 5.2.2.2. The proposed method however does not
require any calibration.
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Fig. 5.16 shows the sensitivity and FDR for each method. It can be observed that the
proposed method achieves good performance through multiple datasets and noise levels
(datasets description in Section 6.2.2.5). In fact, the proposed algorithm outperforms the
globally calibrated spike detection for most datasets, displaying higher sensitivity with a
trade-off of increased FDR for high noise levels. Therefore, we have presented a fully-
automated and hardware-efficient (as shown in Section 5.5) spike detection algorithm that
achieves comparable accuracy with methods that require off-line calibration.
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Figure 5.16: Spike detection sensitivity and FDR using the proposed adaptive threshold
method compared to applying optimally-selected thresholds (across multiple test datasets
and noise levels).
5.4.3 Bandlimited Spike Detection Accuracy
In this Section, we investigate the effect of bandlimiting the input signal (prior to NEO
processing) with a first order Butterworth filter (emulating the low-pass cut-off of a neural
amplifier) on the spike detection accuracy of the proposed algorithm through MATLAB
simulations. As in Section 5.4.2, the method is compared to two spike detection methods
utilising optimally-set thresholds, based on: (A) input signal compared to c×(MAD of NEO
signal) where c is locally calibrated (optimal c values in Table B.9 in Chapter B) and (B)
NEO signal compared to c×(average of NEO signal) where c is globally calibrated (optimal
c values in Table B.26 in Appendix B). The threshold selection constants c have been
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obtained through an exhaustive search across all datasets and noise levels, as described in
Sections 5.2.2.1 and 5.2.2.2
The sensitivity and FDR for each method are illustrated in Fig. 5.17. The sensitivity of
all methods is appBroximately the same, allowing to reduce the amplifier bandwidth down
to 3 kHz. However, the proposed spike detection algorithm displays higher FDR than the
other two methods.
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Figure 5.17: Spike detection sensitivity and FDR of spike detection using the proposed adap-
tive threshold method compared to applying optimally-selected thresholds (across multiple
test datasets and bandwidths). The results are averaged across the individual results for
different SNRs.
5.5 Spike Detector Implementation
During the past decade, spike detectors have been implemented in CMOS. Their key features
(analogue or digital mode, type of preprocessing, type of adaptive threshold, area and power
consumption) are presented in Table 3.4.3 in Section 3.4.3 in Chapter 3. In this section a
novel CMOS neural spike detector circuit with adaptive threshold and NEO pre-processor.
It is a simplified version of the spike detection algorithm presented in Section 5.4.1. The
main simplification is that the spike detector setting the threshold has pre-set leakage and
not adaptively set Vleak by a large time constant spike detector and Ileak by a spike firing
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rate detection block. The implementation of the second spike detector is straightforward and
thus omitted, whereas the circuit of the firing rate detector is described in Section 5.6.
A system-level block diagram of the proposed adaptive threshold spike detector is shown in
Fig. 5.18 [5]. This consists of a NEO pre-processor feeding an adaptive threshold processor
to set the detection level. The NEO output is then compared to the adaptive threshold
using a 2-stage comparator. It should be noted that the spike detector has been designed
to take its input after front-end pre-amplification and high-pass filtering. Specifically a
front-end gain of 50× is assumed, mapping to a 1.25 mV to 50 mV EAP input range.
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Figure 5.18: System-level block diagram of the adaptive-threshold spike detector.
The adaptive threshold processor is is annotated in Fig. 5.18 (within dotted line). The input
signal is fed to the NEO and then, amplified by a constant gain of 10. A peak detector tracks
the amplified-NEO maxima, but in the absence of a spike, the output signal decreases with
time due to leakage. The non-amplified NEO signal is fed to a variable gain stage, where the
threshold is calculated. The variable threshold is initially set at 60 % of the peak-detector’s
output. As the NEO signal increases in amplitude, the variable threshold decreases, reaching
a minimum of 15 % of the peak-detector output. This essentially reduces the sensitivity for
small spikes compared to larger ones and ensures that even when the peak-detector output
has leaked to a very low value, the threshold will still be above the background noise.
Furthermore, this system exploits the peak detector leakage, by physically lowering the
threshold as time progresses, assuring the detection of a small spike following a much larger
spike. A V-to-I converter controls the gain of the variable gain amplifier. Finally, a spike is
detected when the amplified-NEO signal crosses the variable threshold.
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5.5.1 Circuit Implementation
The circuit has been implemented in a commercially available 0.18µm CMOS technology
provided by AMS (C18A4).
5.5.1.1 Non-linear Energy Operator
In continuous time, the NEO output is proportional to the square of the instantaneous
product of a signals amplitude and frequency, described by Eq. 5.8:
v(x(t)) =
(
dx(t)
dt
)2
− x(t) ·
(
d2x(t)
dt2
)
(5.8)
The analogue NEO implementation has been adapted from [6]. Fig. 5.19(a) shows the circuit
diagram of the analog NEO implementation. The sub-threshold OTAs used in the NEO
circuit (shown in Fig. 5.19(b)) use source degeneration (Ms1, Ms2) and bulk linearisation
(Mb1, Mb2) to achieve low transconductances and an increased linear input range. Since
the OTAs are operating in the sub-threshold region, the transconductance gm is lineally
proportional to the bias current Ibias. The relation is shown below in Eq. 5.9.
gm =
ID
nVT
(5.9)
where VT is the thermal voltage and ID is Ibias/2.
The differentiator implementation is shown in Fig. 5.19(c). Considering the transfer function
of the differentiator (Eq. 5.10), in order to achieve the required magnitude in the output
signal of the NEO, a gain of 10 was selected. To achieve this, gm1 and gm3 are biased with
a current of 5 nA and gm2 with a current of 50 nA to achieve the required linear range and
gain.
Vout
Vin
=
jωC
jωC + gm1
· gm2
gm3
(5.10)
Finally, Fig. 5.19(d) presents the four-quadrant analogue multiplier used, for a bias current
of 30 nA and achieving a 40 mV linear range. Transistors (M1, M2) and (M3, M4) level-shift
Vy1, Vy2) down by 500 mV (from 900 mV to 400 mV).
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Figure 5.19: Circuit implementation of the NEO. Shown are: (a) NEO system-level block di-
agram, (b) sub-threshold OTA circuit, (c) differentiator circuit, (d) four-quadrant analogue
inverting multiplier circuit.
5.5.1.2 Fixed Gain Amplifier
The non-inverting amplifier used to amplify the NEO signal is shown in Fig. 5.20(a). This
utilises a similar OTA as to those used in the NEO circuit (Fig. 5.19(b)), but with an
increased linear output range (300 mV). This is achieved by designing transistors (Mb1, Mb2)
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to have an aspect ratio of (W/L)=8/2 (µm/µm). The gain of the amplifier is set by the
ratio (gm1/gm2) and since the OTAs are operating in the sub-threshold region, this becomes
(Ibias1/Ibias2). The gain of the amplifier is fixed to 10 (Ibias1=50 nA and Ibias2=5 nA).
(b)
Vpeak
Vtheshold
gm3
gm4
Ibias1
Ibias2
NEO
gm5
Ioset
(a)
Vin=NEO
Vout=10(Vin)
gm1
gm2
C
Figure 5.20: Circuit implementations of: (a) fixed-gain non-inverting amplifier, (b) variable
gain non-inverting amplifier feeding the automatic gain control.
5.5.1.3 Peak Detector
The purpose of the peak detector is to track the input signal as it increases, but not as it
decreases, thus storing the maximum amplitude of the signal. The design and operation of
the peak detector circuit are detailed in Section 4.3.5.1 in Chapter 4. The basic operation
uses a switch to charge a capacitor for increasing signals. For decreasing signals the switch
is left open so a decay is implemented by adding a leakage. To match the dynamics of the
peak detector to the NEO output for the minimum controllable leakage, the NEO signal is
pre-amplified with a gain of 10 and a capacitor of 3 pF is used.
5.5.1.4 VGA and AGC
The circuit for the VGA and AGC is shown in Fig. 5.20(b). The gain of the variable gain
amplifier (VGA) is controlled by the current ratio (Ibias1/Ibias2). This ratio is controlled
by the automatic gain control (AGC) which takes the NEO input and provides a varying
bias current Ibias2. The OTAs used in this circuit are similar to those in Fig. 5.19(b), but
without source degeneration or bulk linearization. Assuming a voltage input to the OTA
with a range of 30 mV (typical NEO output), the output current of the OTA will vary from
300 pA to 30 nA. A bias current of 300 pA would however be too low to drive the VGA
(for linear operation) and thus an offset bias is added (Ioffset=10 nA). The total current
is mirrored and forms the Ibias2 current, with Ibias1=6 nA. Thus, the variable threshold is
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Vth=Vpeak×G, where G is the variable gain (0.6≤G≤0.15) and Vpeak is the output of the
peak detector.
5.5.1.5 Comparator
The comparator used for the evaluating the spike detection is a standard two-stage topology
with regeneration (i.e. utilising symmetric cross-coupling) [7] using Ibias=40 nA per stage.
The comparator circuit is show in Fig. 5.21.
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Figure 5.21: Circuit implementation of comparator.
5.5.2 Simulated Results
The complete system was simulated using the Cadence Spectre (5.1.41isr1) simulator,
with foundry supplied PSP models. The datasets (described in Section 6.2.2.5) have
been scaled to a 50 mV full-scale range (i.e. corresponding to approximately a ×50 pre-
amplification).
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Figure 5.22: Operation of the adaptive threshold detector over a 40 ms period (for dataset
3 at 0.2 σ noise level). Shown are: (a) input, (b) NEO signal, (c) amplified NEO, peak
tracking and adaptive threshold, and (c) comparator output. For (a, b): shaded area
indicates the signal to noise margin, and horizontal dashed lines indicate the signal range
(for 40 ms segment).
A simulation over a 40 ms period of the test signal containing three spikes is shown in
Fig. 5.22. This illustrates the operation of the adaptive threshold, in particular observing:
(1) the SNR of the input signal is boosted by the NEO pre-processor, (2) the peak signal
tracks the NEO maxima, (3) in the absence of a spike, the adaptive threshold follows the
peak signal trend, and (4) in the presence of a spike, the adaptive threshold dips (see
magnified feature), effectively increasing the spike detection sensitivity.
An extended transient analysis over a 1 s period is shown in Fig. 5.23 illustrating the longer
term operation of the circuit. In particular, this demonstrates the operation of the vari-
able threshold achieves good robustness to noise and varying spike amplitudes. The delay
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between the action potential and the output pulse is negligible (less than 100µs).
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Figure 5.23: Spike detector operation over a 1 s period (for dataset 3 at 0.2 σ noise level).
Shown are: (a) input, (b) amplified NEO, peak tracking and adaptive threshold, and (c)
output.
5.6 Spike Rate Detector Implementation
In this section, we present a novel system that monitors the spike rate using a continuous-
time implementation [8]. This section is organised as follows: Section 5.6.1 describes the
circuit implementation and Section 5.6.2 presents the simulated results.
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Figure 5.24: System architecture of the spike peak detection and count-rate encoding circuit.
The system presented herein takes an amplified neural signal as its input, locates the spike
peaks and computes the spike occurrence rate. The block diagram of the system is shown
in Fig. 5.24. The input of the system is the spike detector output (pulse train). The phase
generator then produces two non-overlapping pulses φ1 and φ2, with φ1 being aligned to
the spike peak. The spike rate encoder counts the spike events, thus converting the timing
information into a voltage, while a 2 Hz clock samples the current count of the spike rate
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encoder before resetting it.
5.6.1 Circuit Implementation
The circuit has been implemented in a commercially-available 0.18µm 1P4M CMOS tech-
nology provided by AMS.
5.6.1.1 Peak Detector
The peak detector, as already mentioned, tracks the monotony of the signal for increas-
ing signals but not for decreasing signals. Detailed description of the peak detector and
schematic can be found in Section 4.3.5.1 in Chapter 4.
5.6.1.2 Phase Generator
The phase generator produces two non-overlapping pulses of preset duration 1 ms given
a digital input (from the pulse generator). The input is edge-triggered to ensure the first
phase is aligned (see Section 5.2.2 for alignment accuracy) with the spike peak, and generates
the two pulse phases in sequence (φ1 followed by φ2). These two phases are required to
increment the SC integrator. The pulses are generated in a similar fashion to the 2 Hz clock
generator (described below).
5.6.1.3 2 Hz Clock Generator
The clock generation is based on a dual slope charge/discharge cycle by sourcing or sinking
a constant current from a capacitor, in a similar fashion to [9]. By detecting a threshold
crossing at two levels (at VSS+0.175 V and VDD−0.25 V), the available dynamic range is
utilised effectively in maximising the charge/discharge period for a given capacitance. The
period is given by:
T =
C(Vhigh − Vlow)
|Isource| +
C(Vhigh − Vlow)
|Isink| (5.11)
where C is the capacitance, Vhigh and Vlow are the two threshold levels and Isource and
Isink are the charge and discharge currents. Using transistors biased in the weak inversion
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region, the charge/discharge current is designed to be 20 pA, which in conjunction with a
2 pF capacitance can be used to achieve a period of 500 ms.
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Figure 5.25: 2 Hz clock generator circuit. Current starved inverter chains are as in Fig. 5.26
but use only a current-starved source (in X1) and sink (in X4).
The circuit implementation is shown in Fig. 5.25. This consists of a dual-slope generator
(Q1-6 and C1), a dual threshold comparator (Q7-26), control/output logic (X1-8) and the
bias reference/power-on-reset (not shown). These are described below:
• Dual-slope generator: A constant 20 pA charge/discharge current is generated by
attenuating a 1 nA bias current by 50:1 through current mirrors Q1-2 and Q5-6. The
NMOS mirror (Q5-6) is designed to use longer devices (4x in comparison to Q1-2) to
limit the subthreshold (off) leakage. The current path to/from capacitor C1 is toggled
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Figure 5.26: Current starved inverters chain.
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Figure 5.27: Switched-capacitor integrator (with reset) for determining the spike count rate.
All MOS switches are W/L=0.5/0.5.
between the 20 pA source and sink using complementary switches Q3 and Q4, causing
the capacitor voltage Vcap to ramp up and down respectively.
• Comparator: This is based on a 4-stage current-starved inverter cascade configured
at a 1:2:4:8 current ratio (first stage limited to 1nA) with selectable (Vlow, Vhigh)
threshold level. The input is applied to two unbalanced current-starved inverters
(source-starved Q7-9 and sink-starved Q10-12) with a multiplexer (Q13-14) to set the
signal path to the proceeding stages. Stages 2-4 are balanced current-starved inverters
(Q15-26).
• Control/output logic: The dual slope is controlled by applying hysteresis to the com-
parator by detecting a rising or falling edge and feeding a latch to toggle the threshold
level. Logic gates X1-6 form an edge-triggered asynchronous RS-latch to generate
Vcharge defining which state the circuit is in (i.e. charging when HIGH and discharg-
ing when LOW). Finally, the output is buffered through a D-flip-flop (X7-8) to ensure
a 50 % duty cycle by halving the output frequency.
• Reference circuits: The master bias current of 1 nA and corresponding voltage biases
Vbn and Vbp are generated using a basic current reference circuit (resistor-based con-
stant transconductance). A power-on-reset circuit is also used to reliably initialise the
latch (X6).
Algorithms and Channel Architectures for Transmission of Spike Detection
Events and Spike Waveforms 189
5.6.1.4 Spike Rate Encoder
The spike rate encoder circuit is shown in Fig. 5.27. This is based on a switched-capacitor
inverting (lossless) integrator with clocks φ1 and φ2 being non-overlapping (phase genera-
tor described previously). The advantage of this topology is its insensitivity to stray (or
parasitic) capacitances. Its transfer function is given by Eq. 5.12.
Vout(n) = Vout(n− 1)− a1 · Vref (n− 1) (5.12)
where a1 is the ratio between input and feedback capacitors (i.e. C1/C2). If Vref is set to a
present DC bias level, the output will drop by a fixed amount every time a spike occurs. This
decrement will be equal to a1·(Vref−GND) and is designed such that for each integration
period (500 ms), a maximum of 100 steps can be represented (corresponding to a maximum
spike rate of 200 spikes/s). To achieve this resolution, Vref=VDD and C2/C1=100. The
output is sampled and integrator is reset (by shorting C2 with Q5) at 500 ms intervals.
15
10
5
0
20
0 0.25 0.5 0.75 1
1.5
0
0.25
0.5
0.75
1
1.25
total
current reference
& power-on-reset
clock generator digital logic
Transient Response
Time (s)
En
er
gy
 (n
J)
V 
(V
)
V 
(V
)
0
1.5
(a)
(b)
(c)
Figure 5.28: Transient analysis of the clock generator over 1 s for VDD=1.5 V. Shown are:
(a) Vcap and Vcharge, (b) clock output, and (c) energy consumption.
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5.6.2 Simulated Results
The circuit has been simulated using the Cadence Spectre (5.1.41isr1) simulator with
foundry supplied BSIM3v3 models. The test signals used are neural data sets sampled
at 24 kHz [3].
5.6.2.1 Clock Generation
The clock (Section 5.6.1.3) has been simulated with a 1 pF capacitor. This changes the clock
period from 500 ms to 100 ms. The transient analysis for over 1 s is shown in Fig. 5.28.
5.6.2.2 Spike Timing
The spike timing generation is illustrated in Fig. 5.29. This shows the operation of the
circuit for a 100 ms duration of a neural signal containing 6 spikes. The simulation shows
the generation of the clock phases φ1 and φ2 using the peak detector circuit.
Algorithms and Channel Architectures for Transmission of Spike Detection
Events and Spike Waveforms 191
0
0
1
2
0
2
1
Transient Analysis
(b)
(c)
(d)
(e)
0
1
2
0.9
1.5
1.2
0.4
1.4
0.9(a)
0.25 0.5 0.75 1 1.25
time (s)
Figure 5.30: Spike rate encoding showing: (a) input signal, (b) φ1 pulse, (c) SC integrator
output, (d) hold, (e) spike rate output.
5.6.2.3 Spike Rate Encoding
A transient simulation of the spike rate encoder (consuming only 33 nW) over a 1.5 s duration
is shown in Fig. 5.30. In Fig. 5.30(a), the input neural signal is illustrated and in Fig. 5.30(b)
the clock phase φ1 (same rising edge with the spike detection output but with fixed duration
of 1 ms). The train pulses φ1 and φ2 control the switch-capacitor circuit (main building block
of the spike rate encoder), whose output is shown in Fig. 5.30(c). It can be seen that the
voltage is decreased by constant voltage a1·Vref (according to Eq. 5.12), for every incoming
spike. This output is reset by the pulse shown in Fig. 5.30(d) (generated by the 2 Hz clock)
every 500 ms. The output of the spike rate encoder (Fig. 5.30(e)) is observed to integrate
the spike rate and hold the final value (representing the current spike count rate) after each
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500 ms integration period.
5.7 Overview of Channel Architectures
This chapter focused on optimising two of the information transmission schemes: the trans-
mission of spike intervals (scheme 3) and the transmission of spike waveforms (scheme 4).
We have investigated which are the best performing operators for enhancing spike instances
against background activity and compared their performance against spike detection of raw
signals. Moreover, for each for the operators the optimal statistical method for tracking
background activity was identified. This thorough investigation was initially performed for
locally calibrated channels; the threshold was optimised for each dataset at each noise level.
However, considering the potential large number of channels of a neural interface and the
communication bandwidth limitations of locally calibrating each channel, the investigation
expanded to globally calibrated channels; the threshold was averaged over all datasets at
each noise level. Furthermore, the effect of bandlimiting the input signal by a first order
Butterworth filter (equivalent to the the low-pass roll-off of a neural amplifier) was exam-
ined. Overall, the best performing operators are the non-linear energy operators. Since the
NEO and ENEO (k=2) show similar performance, the NEO is selected for its decreased
computational complexity compared to the ENEO.
A novel algorithm was proposed to track background activity. This algorithm has been
designed to work for signals enhanced by the NEO, is real-time and does not require any
off-line calibration. Its sensitivity is very high and equal or higher to the NEO detection
with globally calibrated thresholds. However, the FDR is significantly higher for increased
noise levels and for bandlimited input signals. A spike detector based on this algorithm,
as well as the NEO circuit, was implemented in commercially available 0.18µm technology
using analogue signal processing techniques. The total power consumption was only 1.5µW.
It should be noted though, that the NEO circuit device sizes have not been optimised for
fabrication. Finally, the implementation of a sub-µW spike rate encoder was presented. This
system converts timing information into voltage (renewed every 500 ms). The output of the
spike rate encoder can directly communicated to an external device or be used to enhance the
performance of our spike detector. After the briefly described here, thorough investigation
of spike detection Sections 5.7.1 and 5.7.2, present the proposed system architectures for
transmissions schemes 3 and 4 respectively.
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5.7.1 Spike Detection Events Transmission
The channel architecture for a neural interface transmitting spike detection events is shown
in Fig. 5.31. Because of the increased FDR demonstrated by the proposed spike detection
algorithm it is unsuitable for this transmission scheme. As information cannot be recovered,
a false FDR will tamper with the information quality. The amplifier bandwidth is 3 kHz. In
the detection sequence, the signal is first processed by the NEO (circuit implementation in
Section 5.5.1.1) and then compared to the globally calibrated threshold (set off-line). For
this method sensitivity and FDR (averaged over all datasets and noise levels) are 90.66 %
and 1.82 % respectively (Table B.26 in Appendix B). Finally, the pulse trains generated by
the comparator are fed into the spike rate detector. Its output voltage, encoding how many
spike detection events occur in 500 ms is transmitted to an external device.
Assuming 10 kSamples/s sampling rate, if the digitisation (prior to transmission) resolution
is 9-bits, the data rate is 18 bits/s. For a wireless link that can achieve a 1 Mbit/s through-
put, the number of implementable channels is 55,556. This is almost a hundred times more
than the implementable number of channels for the same transmission scheme assuming the
rate encoding is done in digital (9-bits for interspike interval and mean spiking rate of 150)
as calculated in Section 4.2.2.1 in Chapter 4.
5.7.2 Spike Waveforms Transmission
The channel architecture for a neural interface transmitting spike waveforms using a ban-
dlimited front-end amplifier with bandwidth 3 kHz is shown in Fig. 5.32. The signal is
first pre-processed by the NEO. The proposed spike detection method sets the threshold
to which the input signal is compared to. For this detection method the sensitivity and
FDR are 92.88 % and 18.98 % respectively. The falsely detected spikes can be eliminated
through off-line spike sorting. The pulse trains generated by the comparator are input to
the spike rate detector, whose output is fed back to the adaptive threshold block for accu-
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Figure 5.31: System architecture for transmitting spike events.
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racy enhancement. Moreover, the same pulse trains control the windowing of the amplified
raw neural signal. The captured spike waveforms, but also the spike rate, are transmitted
to an external device.
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Figure 5.32: System architecture for transmitting spike waveforms.
To calculate the data rate per channel we make the same assumptions as in Section 4.2.2.1
in Chapter 4; mean spike rate of 150 and that sampling 1 ms before and after the spike
detection detection will be sufficient to capture the entire spike waveform. Originally the
data rate was calculated at 24 kbits/s plus 1.35 kbits/s for the spike interval transmission.
Taking into account the increased FDR, we derive a data 28.8 kbits/s (increased by 20 %)
and 18 bits/s for the spike rate encoding. Given a 1 Mbit/s throughput communication link,
the number of implementable channels for scheme 4 decreases from 39 to 34. However, the
main advantage of employing our detection algorithm is the elimination of the calibration
process.
5.8 Summary
Spike detection is the most important link in the signal processing chain. As the first link,
its accuracy affects all subsequent steps. Low sensitivity directly translates to missed spikes
that cannot be recovered. High FDR unnecessarily increases the amount of communicated
data per channel (limiting the number of implementable channels). Moreover, it will likely
decrease the classification accuracy, especially when clustering methods with pre-defined
number of clusters (e.g. k-means) are used.
To the best of our knowledge, the spike detection accuracy limits (for effective control of neu-
roprosthetic devices) has yet to be defined. Therefore, in our research we aim for the highest
achievable accuracy (approaching 100 %) respecting the constraints of implantability (i.e.
hardware efficient algorithms) and scalability (i.e. readily replicable channel architectures)
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for multi-channel neural interfaces.
The two key outcomes of this chapter are that the NEO operator greatly enhances spike
detection accuracy (compared to detection on raw signal) when combined with popular sta-
tistical background tracking methods (i.e. MAD and averaging) and an unsupervised spike
detection algorithm (also implemented in CMOS technology) achieving high sensitivity (but
somewhat increased FDR). Using these conclusions, we build up to robust channel architec-
tures (Section 5.7.1 and 5.7.2) to transmit spike rate and spike waveforms. Both proposed
approaches (i.e. globally calibrated channels and adaptive algorithm) are hardware-efficient
and scalable for multi-channel neural interfaces.
However, to further increase data compression the on-chip signal processing chain must be
expanded. The efficiency of spike sorting (alignment, feature extraction and clustering)
is heavily dependent on highly sensitive spike detection, as well as the efficiency of the
spike sorting methodology. Therefore, we must note that for channel architectures trans-
mitting spike features or spike sorted data, the conclusions drawn in this chapter should
always be considered. These latter architectures are the subject of Chapter 6; introducing
novel hardware-oriented spike sorting algorithms (i.e. achieving high classification with low
computational complexity).
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Chapter 6
Hardware Efficient Algorithms for
Transmission of Spike Features and
Spike Sorted Data
6.1 Introduction
The goal of this research is to develop autonomous scalable channels architectures for multi-
channel brain implantable recording neural interfaces. To increase the number of channels,
high-level of compression without information loss must be achieved. As shown in Fig. 6.1,
the two transmission schemes that achieve the highest compression level are transmission
of spike features and transmission of spike sorted data.
The spike sorting signal processing chain consists of alignment, feature extraction and clus-
tering. In this chapter, we propose hardware-oriented feature extraction and adaptive clus-
tering algorithms. In order to develop hardware-efficient spike sorting, the key considera-
tions are high accuracy, low computational complexity and completely autonomous on-line
operation.
Accuracy is defined as the ability to correctly extract information on the neuronal spiking
patterns. The overall effective complexity (computational and memory) of spike sorting
depends on two factors: the computational complexity of the specific feature extraction
and clustering algorithms and the number of dimensions in feature space. Autonomous
on-line operation excludes off-line training and any prior knowledge of the spike shapes and
firing patterns (spatial or temporal).
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Figure 6.1: Low to high level data transmission. Focus is on transmission of spike features
and spike sorted data.
This Chapter is organised as follows. In Section 6.2, a new derivative based feature extrac-
tion method (reducing the feature space to three dimensions) and achieving comparable
accuracy with state-of-the-art methods (e.g. PCA) is presented [1]. In Section 6.3, we
examine the design considerations (alignment of spikes, ADC and bandwidth requirements,
amplifier induced noise limits) for on-chip implementation of this feature extraction method.
In Section 6.4, we propose a novel adaptive clustering method yielding high classification
accuracy. The most important aspect of this algorithm is that it can operate “blindly” (i.e.
without any off-line training), effectively determining the number of clusters and assigning
incoming spikes to each.
6.2 Derivative Based Feature Extraction
This Section proposes a new feature extraction method, based on the first and second deriva-
tives of the spike waveform. This method is shown to achieve a relatively high accuracy,
however with a low computational complexity, and thus is suitable for low power hardware
implementation. Another advantage is that it runs in real-time, not requiring any off-line
training. This is particularly useful for when monitoring a large number of channel as no
calibration is necessary.
Hardware Efficient Algorithms for Transmission of Spike Features and Spike
Sorted Data 200
6.2.1 Spike modelling
Our motivation for the use of derivatives is based on the dipole model of an action poten-
tial and the shape of the extracellular potentials generated by a spiking pyramidal cell as
describe in Section 2.3.1.1 in Chapter 2. An initial observation is that the orientation of the
electrode relative to the spiking neuron changes the spike shape and its distance reduces
the amplitude of the spikes.
Based on this observation, we examine the paradigm that a recording electrode and two
identical spiking neurons i.e. with identical morphology) are aligned in the x-direction,
but the distance between the electrode and the first neuron is smaller than the distance
between the electrode and the second neuron. In that case, the recorded spikes from the
distinct neurons will exhibit ‘identical’ spike shapes but differ in amplitude. In fact, the
spike amplitude will be decreasing inversely proportionally to r2, according to Eq. 6.1.
V (−→r ) =
−→p −→r
4pi0r3
=
pr · cosθ
4pi0r3
(6.1)
As the two recorded spikes have the same expansion in time and different amplitude, the
spike amplitude can be used as a feature to separate the two spikes. However, this difference
will also be evident in their first derivatives, additionally providing some indication to the
spike morphology. Therefore, intuitively the first derivative appears to be an eligible feature
for spike sorting.
6.2.2 Materials and Methods
The previous section provided an intuitive rationale behind using derivatives to extract
spike features for subsequent classification. The use of such features has been shown ana-
lytically [2], and through simulations [2, 3]. Derivatives have also been proven an efficient
filter for noise shaping (highlighting the recorded spiking activity against background spik-
ing activity) [2]. In this section, however, we will explore the efficiency of a new feature
extraction method based on using both the first and second derivatives. All the methods
reported herein are tested using Mathworks Matlab v7.12.
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6.2.2.1 Proposed method for featured extraction
The derivatives are computed as the difference between the current and previous sample
points of the spike waveform (s), according to Eq. 6.2 for the first derivative (FD) and
Eq. 6.3 for the second derivative (SD).
FD(n) = s(n)− s(n− 1) (6.2)
SD(n) = FD(n)− FD(n− 1) (6.3)
The effect of taking the first and second derivatives of typical action potential signals is
illustrated in Fig. 6.2. Here, onto the spike waveform are annotated the occurrences of
the following features: (a) negative, and (b) positive peaks of the first derivative (FDmin
and FDmax), and (c) negative, and (d) positive peaks of the second derivative (SDmin and
SDmax). In this example, it can be clearly observed that these features together can be
used to distinguish between these three spike profiles.
The first derivative of any function (or geometric object) can be described by its rate
of change (or slope). Therefore, the second derivative is essentially the rate of change
of the slope, representing the curvature of the signal. Spikes are characterised by several
morphological changes including slopes, curvature and amplitude, all of which are dependent
on the observation point relative to the neuron. The first and second derivative can therefore
provide, directly and indirectly, information on all three of these expected morphological
variations.
6.2.2.2 NEO preprocessing
In Section 5.2 in Chapter 5, the efficiency of preprocessing the signal with the NEO was
proven for spike detection. NEO enhances the signal instances with high energy content
(high frequency and amplitude). The effect of taking the first and second derivatives of
a typical action potential, with preprocessing and processed by the NEO, is illustrated in
Fig. 6.2. Here, onto the spike waveforms are annotated the occurrences of the following
features: (a) negative, and (b) positive peaks of the first derivative (FDmin and FDmax),
and (c) negative, and (d) positive peaks of the second derivative (SDmin and SDmax). In
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First derivative (FD)
Second derivative (SD)
FDmin
FDmax
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SDmax
SDmin
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SDmin
SDmax
FDmin
FDmax
Spike 2
Figure 6.2: Typical action potential waveforms with their first and second derivatives (FD
and SD). Annotated onto the original spike waveforms are the points corresponding to the
extrema (i.e. minimum and maximum) of the first and second derivatives.
this example, it can be observed that the NEO distorts the spike waveform and hence it
affects feature extraction.
FDmax
FDmin
SDmax
SDmin
Raw spike NEO spike
FDmax
FDmin
SDmax
SDmin
NEO spike
Spike
First derivative of spike
Second derivative of spike
Figure 6.3: Typical action potential waveform (raw and preprocessed by the NEO) with
their first and second derivatives (FD and SD). Annotated onto the original spike waveforms
are the points corresponding to the extrema (i.e. minimum and maximum) of the first and
second derivatives.
6.2.2.3 Other feature extraction methods (for comparison)
In order to validate the viability of the proposed method (for hardware spike sorting), we
compare (Section 6.2.3) its accuracy and computational complexity to other low complexity
(PP and AR) and derivative-based feature extraction methods (FD and DD). In addition,
we compare it to Principal Component Analysis (PCA), which is widely regarded as a
‘gold standard’ for spike sorting. Finally, the fact that the spike signal can be modelled
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using an AR model [4], inspires another feature extraction method of using the model
coefficients.
6.2.2.4 Classification (using k-means clustering)
Once the features have been extracted, k-means clustering (detailed description in Sec-
tion 3.5.3 in Chapter 3) is utilised to separate the features and differentiate the spikes seen
at an electrode. K-means is an iterative algorithm that converges towards the solution. De-
pending on the feature types (and their dimensionality) the number of iterations required
for convergence will vary. For all the classification presented herein, the Matlab (‘kmeans’)
function was used with the number of iterations set to 10. This has been used to ensure
that all methods converge to a near-optimum classification accuracy.
6.2.2.5 Test datasets
For our simulations we are using four datasets, each containing 3 different types of spike
shapes and at 4 different noise levels. The datasets are simulated data, thus the “ground
truth” (i.e. spikes location and clustering outcome) are known. In this chapter, in all
simulations (unless stated otherwise) we do are not concerned with spike detection. They
are described in detailed in Section 5.2.1.2 in Chapter 5.
The spike waveforms for each of the 3 classes in the 4 test dataset are shown in Fig. 6.4.
These have been generated by taking a mean across all spikes in each cluster. The spikes
waveforms have been extracted using a 64 sample window aligned to the spike peak (set at
sample 20).
It can be observed the these datasets have varying levels of spike sorting difficulty (i.e.
spikes with similar waveforms are harder to spike sort). Within this context, the Bray-
Curtis similarity (Eq. 6.4) index [5] is used to quantify the separability of the spikes in each
dataset.
Sx,y = 1−
∑N
i=1 |x(i)− y(i)|∑N
i=1 |x(i)|+ |y(i)|
(6.4)
where x and y are the two spike waveforms being compared and N is the number of sample
points. Sx,y is in the range (0 – 1), with 1 corresponding to identical signals. For each data
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Figure 6.4: Single unit waveforms used within each dataset. Shown are the mean (peak-
aligned) templates with the degree of separability, measured using the Bray-Curtis similarity
index (shown at bottom).
set, the similarity measure between all three spike templates in a dataset are calculated and
presented along with mean spike waveforms in Fig. 6.4.
6.2.2.6 Accuracy Quantifier
To quantify the spike sorting accuracy, the quantifier is the classification error as defined
by Eq. 6.5.
ClassificationError =
Number of Misclassified Spikes
Total Number of Spikes
(6.5)
6.2.3 Results and Discussion
In this section we apply the proposed method to spike sorting and compare its performance
(accuracy) and computational complexity to the other hardware implementable methods
described in the previous section.
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6.2.3.1 Classification accuracy for different derivative feature combinations
In order to establish the optimum efficiency of using first and second derivative features (de-
rived as described in Section 6.2.2.1), the classification accuracies between different feature
combinations are compared. The six permutations tested are as follows:
• Method 1: Both the negative and positive peaks of the first derivative (FDmin and
FDmax), together with the negative peak of the second derivative (SDmin).
• Method 2: Both the negative and positive peaks of the first derivative (FDmin and
FDmax), together with the positive peak of the second derivative (SDmax).
• Method 3: Negative peak of the first derivative (FDmin), together with both the
negative and positive peaks of the second derivative (SDmin and SDmax).
• Method 4: Positive peak of the first derivative (FDmax), together with both the
negative and positive peaks of the second derivative (SDmin and SDmax).
• Method 5: Range of the first derivative (i.e. (FDmax-FDmin), together with range of
the second derivative (i.e. SDmax-SDmin).
• Method 6: Average of the first derivative (i.e. (FDmin+FDmax)/2) together with
average of the second derivative (i.e. (SDmin+SDmax)/2).
• Method 7: All FSDE features, i.e. both the negative and positive peaks of the first
and second derivatives (FDmin, FDmax, SDmin and SDmax).
The main performance criteria that is quantified is the classification error, given by the
number of misclassified spikes over the total number of detected spikes in each input signal.
This must be balanced however, with the relative complexity of each method, i.e. the
number of features taken. The results are presented in Table 6.1. The total error stated has
been quantified as the average classification error across all datasets and noise levels.
The results show that Methods 6, 4, and 7 achieve the lowest classification errors for 2,
3 and 4 features respectively. As can be expected, the more features that are used, the
lower the classification error. Assuming however, that the relative complexity between
these methods is proportional to the number of features, and then comparing the relative
classification errors, a much greater improvement in accuracy is observed when moving from
2 to 3 features than from 3 to 4.
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Table 6.1: Comparison of the classification error for different combinations of derivative
features. Results given across all the tested datasets and for all noise levels.
Dataset Noise† Classification Error
Method 1 Method 2 Method 3 Method 4 Method 5 Method 6 Method 7
(m=3)* (m=3)* (m=3)* (m=3)* (m=2)* (m=2)* (m=4)*
Dataset 1
0.05 0.0544 0.0561 0.0546 0.0538 0.0544 0.0572 0.0544
0.10 0.0443 0.0468 0.0451 0.0446 0.0457 0.0477 0.0446
0.15 0.0552 0.0581 0.0546 0.0555 0.0555 0.0601 0.0552
0.20 0.0489 0.0535 0.0498 0.0492 0.0507 0.0596 0.0492
Dataset 2
0.05 0.0531 0.3457 0.0531 0.0519 0.0522 0.0575 0.0528
0.10 0.0528 0.1247 0.0585 0.0517 0.0699 0.0622 0.0526
0.15 0.0630 0.1850 0.0718 0.0504 0.2987 0.0988 0.0627
0.20 0.0757 0.2283 0.0993 0.0729 0.3369 0.1469 0.0822
Dataset 3
0.05 0.0562 0.0437 0.0553 0.0550 0.3491 0.1339 0.0559
0.10 0.0525 0.0415 0.0519 0.0522 0.3457 0.1180 0.0522
0.15 0.0628 0.0441 0.0576 0.0619 0.3491 0.1489 0.0565
0.20 0.0682 0.0539 0.0665 0.0940 0.3453 0.2293 0.0636
Dataset 4
0.05 0.3517 0.0386 0.3496 0.0562 0.3505 0.0612 0.0552
0.10 0.0477 0.0576 0.0511 0.0552 0.3463 0.0661 0.0474
0.15 0.0974 0.1180 0.3488 0.1282 0.3535 0.1308 0.0968
0.20 0.1970 0.3458 0.2906 0.1829 0.3561 0.2030 0.1575
Average 0.0863 0.1151 0.1099 0.0697 0.2350 0.1045 0.0649
†Noise level relative to a normalised signal (i.e. noise=1/SNR), *m=number of features/dimensions
Method 4 is therefore chosen as it strikes a good trade-off between classification error and
number of features, and additionally exhibits good noise immunity. The combination of
features used in Method 4 are selected and will from hereon be referred to as the First and
Second Derivative Extrema (FDSE) method.
6.2.3.2 Classification accuracy using FSDE features compared to other feature
extraction methods
As mentioned in Section 6.1, the size of the feature space (m) directly impacts the compu-
tational complexity of spike sorting. Therefore, the classification accuracy of FSDE feature
extraction with k-means has been considered separately for methods with the same and
different m, shown in Figs. 6.5(a) and 6.5(b) respectively. The results have been averaged
across all noise levels.
• Methods with the same feature space as FSDE (i.e. m≤3): The selected methods are
FD, PCA3, and AR3 (i.e. subscript denoting the number of coefficients).
• Methods with a higher feature space than FSDE (i.e. m>3): The selected methods
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are PCA10, DD21, and PP64. For PCA, we have limited the number of coefficients
to 10, as we have determined a negligible improvement (in classification error) for
more coefficients. For DD, we are using 21 coefficients, which has been reported to be
optimum [3]. The selection of coefficients is achieved through a blind training of 300
spikes per dataset (approximately 10 % of the signal) by identifying the coefficients
with the largest variance. Finally, for PP we are using all the sample points (i.e.
m=64).
The results in Fig. 6.5 show that for methods of the same feature space as FSDE, it generally
achieves higher classification accuracy than the other methods. However, for methods with
a higher feature space, they generally achieve a higher classification accuracy. Another
observation is that the FSDE and DD methods (across all feature space) exhibits the best
noise immunity amongst all methods.
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Figure 6.5: Comparison of the classification error between commonly used feature extrac-
tion methods (across all datasets and noise levels). Shown are comparison to methods
with: (a) the same feature space dimensionality, and (b) different (higher) feature space
dimensionality.
Furthermore, by defining the dimensionality factor as the number of features over the num-
ber of samples in the spike waveform (i.e. m/n), the relationship between dimensionality
and classification error can be directly established. This is illustrated in Fig. 6.6, showing
the classification error averaged across all datasets and noise levels. It can be observed that
the classification error of FSDE is comparable to DD (i.e. 21 coefficients with maximum
variance) and PCA (despite a significantly lower complexity), and is only larger than that
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of DD, when using all coefficients (m=181).
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Figure 6.6: Observing the effect of dimensionality on classification error for the different
feature extraction methods used in this work.
6.2.3.3 Classification accuracy using FSDE features compared to other feature
extraction methods for NEO processed neural signals
Fig. 6.7 shows the classification error when using FSDE, PCA (m=3), DD and PP for feature
extraction on datasets prerpocessed by the NEO. Results indicate that for PCA and PP,
NEO preprocessing is beneficial for higher noise levels. For DD and FSDE (both derivative
based methods), the NEO significantly decreases the classification accuracy, hence feature
extraction should be performed on raw signals.
6.2.3.4 Clustering FSDE features using k-means
To demonstrate the effectiveness of spike sorting using FSDE features (with 10-iteration
k-means), the actual clusters are compared to those determined. This is shown in Fig. ??,
also illustrating the windowed spike waveforms (and corresponding mean templates) of the
actual and determined classes.
6.2.3.5 Computational complexity
Within the context of implantable spike sorting hardware, computational complexity is as
important as the classification accuracy of the spike sorting method. This is due to pre-
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Figure 6.7: Comparison of the classification error between commonly used feature extraction
methods for input signal preprocessed by the NEO (classification error is averaged over all
datasets).
viously mentioned resource constraints (i.e. power, bandwidth and volume). We define
the computational complexity in terms of the number arithmetic operations (i.e. additions,
multiplications, etc) required to compute each feature. Table 6.2 estimates the relative com-
plexity of each feature extraction method, along with any additional computation required
for selecting a subset of features (i.e. in dimensionality reduction).
As mentioned previously, k-means has been chosen as the clustering algorithm used in
our simulations. Since the k-means algorithm is mainly dominated by calculating point to
cluster mean distances (using Squared Euclidean metric), its computational complexity is
estimated to be k(2m-1) additions and km multiplications per spike, where m is the number
of features per spike and k is the number of clusters.
In order to assess the accuracy and computational complexity of different feature extrac-
tion methods, the aforementioned factors contributing to computational demands has been
combined to produce a single complexity figure-of-merit (CFOM) as in [6, 7]:
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Figure 6.8: Spike classification utilising FSDE features. Shown are: (a) the actual classes
(as specified in each dataset at a noise level of 0.2), and (b) classes as generated using FSDE
features with k-means clustering. Shown for both sets are the spike waveforms (with mean
templates overlaid) and clusters in FSDE feature space (z-axis is SDmax - not shown). In
each case, the 3 different clusters are coloured in red, blue and black.
C = Nadd + 10×Nmult (6.6)
where Nadd is the number of additions, and Nmult is the number of multiplications required.
It should be noted that, only the complexities associated with feature extraction and clus-
tering are considered in CFOM. Any Computation associated with choosing a subset of
features extracted (such as variance calculations as in DD) are only calculated once, and
therefore not included. CFOM is given (per spike) assuming 64-sample spikes (n=64) of
three different clusters (k=3), and a fourth order autoregressive model (p=4).
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Table 6.2: Computational complexity of each feature extraction method (in terms of the
number of arithmetic operations).
Method Additions Multiplications Dimensionality Reduction
FD N-1 - -
FSDE 2N-3 - -
DD
† 3N - 11 - (3N-11)(1-5T) additions
T(6N-22) multiplications‡
PP - - -
AR [N − 1] +∑pi=1 5(N − i) + i+ 1 [N + 1] +∑pi=1 5(N − i) + i+ 3 -
PCA N2 + 2N + 1 N2 +N -
N is the number of samples in each spike
T is the number of spikes for training
p is the model order for the Autoregressive model.
†Additional complexity associated for dimensionality reduction
‡variance calculation
Fig. 6.9 illustrates the trade-off between classification error and computational complexity.
Here, it can be clearly observed that the FSDE method achieves both a good classification
accuracy and low computational complexity. In fact, the only method (from those com-
pared) that outperforms FSDE is Dall, which has a 35× higher computational complexity.
On the other hand, when compared to DDvar (considered to be both accurate and compu-
tationally efficient), the FSDE method has a 10 % lower classification error with 4× lower
complexity. In other words, amongst all the feature extraction methods considered, FSDE
provides the best trade-off between accuracy and complexity.
Additionally, the number of features (i.e. dimensions) selected to describe the dataset
indirectly impact the complexity (through the added resource required for the increased
clustering computation) and the required hardware memory (assuming that each feature
requires one word for storage). Therefore methods with fewer features are preferable to
those with more. As FDSE uses only 3 features, this further reduces its computational
complexity compared to methods with higher dimensionality.
6.3 Design Considerations for Hardware FSDE
In Section 6.2, we have proposed a new feature extraction method for spike sorting, based
on first and second derivative extrema (FSDE) features. Specifically, the selected method
utilises the (positive) peak of the first derivative together with the positive and negative
peaks of the second derivatives. This method has been shown to achieve a classification
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Figure 6.9: Comparing classification error (averaged over all datasets and noise-levels) with
computational complexity for the different feature extraction methods considered herein.
error of only 6.97 % (averaged across 4 datasets with varying degrees of sorting difficulty
and noise levels), for a computational complexity of 2N-3. The unique balance between
good accuracy and low complexity makes the FSDE method a particularly good candidate
for hardware (i.e. on-chip) feature extraction. In this Section, the design considerations for
efficient hardware implementation of FSDE are examined.
6.3.1 Methods
The design parameters that are considered are the bandwidth requirements for accurate
spike sorting, the point for spike alignment and the optimal window around that spike, the
ADC requirements for digitisation without information loss and the limit for the amplifier
introduced thermal noise for accurate spike sorting.
6.3.1.1 Test Datasets
The test datasets used are the same as for the simulations in Section 6.2.
6.3.1.2 Bandwidth Requirements
Limiting the amplifier bandwidth will proportionally decrease its power requirements. Even
though, in Sections 5.2.2.1 and 5.2.2.2 in Chapter 5 we have showed that a 3 kHz bandwidth
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(typical designs require a 5 kHz bandwidth) is sufficient for efficient spike detection, we have
not yet investigated the bandwidth requirements of feature extraction for high accuracy
spike classification.
Spike
BW=10kHz
BW=5kHz
BW=3kHz
BW=1kHz
First derivative
of spike
Second derivative
of spike
Figure 6.10: Typical action potential waveform and its first and second derivatives for
varying bandwidth (from 1 to 10 kHz).
Bandlimiting is achieved with a first order Butterworth filter (emulating the neural amplifier
roll-off). Inevitably, low-pass filtering the input neural signal will affect the spike features.
Fig. ?? illustrates the effect of bandlimiting on a typical spike waveform and its first and
second derivative. It can be seen that the first and second derivative waveform suffer great
distortion. Moreover, the minimum of the first derivative for bandwidths 1 and 3 kHz has
been displaced.
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6.3.1.3 Effect of White Noise
In Section 5.3.1.2 in Chapter 5, the effect of adding white noise (assuming to be thermal noise
induced by the neural amplifier) on spike detection accuracy. Here, we will perform a similar
investigation for classification accuracy. As this distinction is of paramount importance,
we choose to repeat it. In this chapter so far, the term noise was used to described the
background activity or otherwise known multi-unit activity (MUA). In this section, to
distinguish the two noise sources present in the signals, we will refer to the thermal noise
as white noise and the background noise as MUA.
6.3.1.4 Alignment
As mentioned in Chapter 3, alignment is an important part of the signal processing chain
(misalignment can severely compromise the projection of the features). Three alignment
points are considered: the peak of the spike waveform, the maximum of the spike first
derivative (FDmax) and the positive edge of the spike detector generated pulse train. The
detection threshold is found though global calibration as described in Section 5.2.2.2 in
Chapter 5 using the NEO for signal preprocessing (method with highest sensitivity and
lowest FDR). In order to align to the peak of the spike or to FDmax additional computations
are required to derive the alignment points, thus alignment to spike detection is the most
hardware efficient.
6.3.1.5 Quantisation
Whether clustering is implemented on-chip (with digital electronics) or off-chip, the ex-
tracted features need to be digitised for further processing. In this Section, we investigate
how the selection of the ADC specifications influence classification accuracy. The ADC
specifications considered here are resolution and sampling rate.
ADC Resolution
In the investigation of the correlation between ADC resolution and classification error, three
cases are considered: (1) spike waveforms are digitised and then features are extracted,
(2) spike features are extracted and then digitised, (3) the first derivative of the spike
waveform is computed in analogue, FDmax is extracted, then the first derivate is digitised
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in order to extract SDmax and SDmin. In all cases, clustering is assumed to be performed
in digital.
ADC Sampling Rate
The test datasets are already sampled at 24 kHz. In this Section, we investigate the effect on
the classification error of both down-sampling the signal (down to 4 kHz) and up-sampling
(up to 96 kHz) using linear interpolation. Moreover, we examine if the decreasing the
sampling rate has the same effect for signals with reduced bandwidth. Bandlimiting is
performed as described in Section 6.3.1.2.
6.3.2 Results
6.3.2.1 Bandwidth Requirements
In Section 6.2.3.2, the proposed feature extraction methods (FSDE) has been shown to
outperform methods of same dimensionality and exhibit comparable accuracy to methods
of higher dimensionality. In this Section, we investigate how bandlimiting affects all the
aforementioned feature extraction methods. The results are shown in Fig. 6.11.
As for unfiltered neural signal, FSDE in general achieves lower classification error than the
methods with the same dimensionality (Fig. 6.11 (a)) and tolerably higher error compared
to methods with higher dimensionality (Fig. 6.11 (b)). For datasets 1 and 2, bandlimiting
down to 2 kHz does not affect the classification accuracy of FSDE, whereas for datasets
3 and 4 beyond 5 kHz a significant error increase is observed. Therefore, the suggested
amplifier bandwidth for feature extraction and spike sorting to accommodate all signals is
5 kHz. Finally, it should be noted that the AR feature extraction method is not affected
by bandlimiting, thus it can a good feature extraction method for decrease bandwidth
compression (with an information loss trade-off) and off-line spike sorting.
6.3.2.2 White Noise Effect
Results showing the effect of adding white noise (with SNR varying from 0 to 60 dB) for
all datasets and varying MUA level (between 0.05 and 0.20σ) are shown in Fig. 6.12. The
dataset for which spike detection is most adversely influenced by adding white noise is
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Figure 6.11: Comparison of the classification error between commonly used feature extrac-
tion methods across all datasets for bandlimited input signals (averaged across all noise
levels). Shown are comparison to methods with: (a) the same feature space dimensionality,
and (b) different (higher) feature space dimensionality.
dataset 2 for highest MUA level of 0.2σ. In this case, below 40 dB SNR, the classification
error is almost doubled.
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Figure 6.12: Effect on classification accuracy of decreasing the SNR by adding white noise
(thermal noise) to the signal for four datasets with varying MUA levels (from 0.05 to 0.20σ).
(SNR is calculated considering only white noise).
In all other cases, the SNR limit of 20 dB that was suggested in Section 5.3.2.2 in Chapter 5
(to minimise negative influence on spike detection accuracy) is reasonable to minimise the
negative influence on spike sorting accuracy. For datasets 2, 3 and 4, at 20 dB SNR, the
classification error starts to increase at 20 dB, whereas for dataset 1 the increase starts at
SNR of 14 dB.
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6.3.2.3 Alignment
In this Section we derive the location of the FSDE features (FDmax, SDmax and SDmin)
in relation to the three suggested alignment markers (Section 6.3.2.3) and investigate what
is the optimal window around the alignment markers to minimise the classification error
(Section 6.3.2.3).
Features Distribution
Firstly, for each alignment method the time distribution of the FSDE features (location of
features in respect to each alignment point) is derived from the datasets. This is shown in
Fig. 6.13 and summarised in Table 6.3. This table presents for each dataset the required
time window length to capture all FSDE features and where the alignment point is located
within this window. For datasets 1, 3 and 4 the window length is essentially the same for
all alignment methods. For dataset 2, aligning to the peak increases the required window
length approximately by order of 10 compared to the other two alignment points.
Table 6.3: Summary of FSDE features distribution or three alignments methods: features
aligned to the peak of the spike, features aligned to FDmax, features aligned to the spike
detection threshold crossing.
Dataset Alignment Point
Peak FDmax Detection
Window Pre Post Window Pre Post Window Pre Post
(ms) (ms) (ms) (ms) (ms) (ms) (ms) (ms) (ms)
1 0.6667 0.2917 0.3750 0.6667 0.1667 0.5 0.6667 0.2500 0.4167
2 2.2500 0.3333 1.9167 0.2500 0.1667 0.0833 0.3333 0.1667 0.1667
3 0.3333 0.2083 0.1250 0.2917 0.0833 0.2083 0.2917 0.1250 0.1667
4 2.0833 1.8750 0.2983 2.0833 1.7083 0.3750 2.0833 1.7917 0.2917
Pre is the time between the window start and each alignment point.
Post is the time between each alignment point and window end.
Optimal Window
Using the aforementioned alignment markers, in this section the optimal window for spike
sorting is determined. The optimisation process is as follows. The window length is varied
between 0.25 and 2.25 ms. These values are chosen based on the features distribution
as presented in Table 6.3. For each of these window lengths, the classification error is
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Figure 6.13: Time distribution of FSDE features for simulated datasets for three alignments
methods: (a) features aligned to the peak of the spike, (b) features aligned to FDmax, (c)
features aligned to the spike detection threshold crossing.
computed for all possible combinations of window distributions (i.e. division of the time
window between prior and posterior to the alignment marker). Hence, spike detection
alignment only increases the required window by 0.25 ms and is the most computationally
efficient for on-chip implementation. Our simulations show that the window distribution is
of paramount importance as suggested by the features distribution in Fig. 6.13.
The classification error for the three alignment markers is plotted in relation to window
length (only for optimal distribution at each window size) in Fig. 6.14(a) for these datasets.
It is shown that for spikes aligned to the peak and to FDmax, the window can be reduced
to 0.25 ms and for spikes aligned to the spike detection threshold crossing to 0.5 ms. In
Fig. 6.14(b) and Fig. 6.14(b) are shown the time before and after each alignment marker,
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Figure 6.14: Selection of optimal window around alignment point (spike peak, FDmax and
spike detection threshold crossing) by identifying the time required before and after each
point to minimise the classification error. The window length varies between 0.25 and
2.25 ms. (a) Classification error in relation to window length. (b) Time before alignment
point that yields the smallest classification error for each window length. (c) Time after
alignment point that yields the smallest classification error for each window length.
respectively, that yield the smallest classification error for each window length.
The window length for which the optimal time distribution is more consistent across datasets
is an additional criterion for the selection of the optimal window. For example, for windows
aligned to the spike peak and window length 1.5 ms, the optimal time distribution for dataset
3 differs significantly compared to the other datasets. Therefore, if that window length was
to be chosen for all channels of a neural interface, the classification error would increase for
some datasets.
Given all the aforementioned criteria the optimal window length that we selected is 0.25 or
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1 ms for alignment to the spike peak, 1.25 ms for alignment to FDmax and 1 ms for alignment
to the spike detection threshold crossing.
6.3.2.4 ADC
ADC Resolution
The classification error versus the ADC resolution (in bits) for the four datasets is shown in
Fig. 6.15. Three digitisation cases are considered as described in Section 6.3.1.5. When the
spike wavefrom is digitised (case 1), the required ADC resolution for error minimisation is 6,
9, 7 and 8-bits for datasets 1, 2, 3 and 4 respectively. Beyond these values, the classification
error remains constant despite the increase of the ADC resolution.
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Figure 6.15: Required ADC resolution to minimise classification error for three cases: (1)
spike waveforms are digitised and then features are extracted, (2) spike features are ex-
tracted and then digitised, the first derivative of the spike waveform is computed in ana-
logue, (3) FDmax is extracted, then the first derivate is digitised to extract SDmax and
SDmin.
When all the features are extracted in analogue (case 2), the required ADC resolution for all
the datasets is 4-bits and the minimum observed error is the same as in case 1. Therefore,
if on-chip feature extraction is implemented with analogue electronics the ADC resolution
can be significantly minimised (saving both power and area). The issue in this case will
be a highly temporal accurate and ultra-low power circuitry implementation for the FSDE
feature extraction.
When FDmax is extracted in analogue while SDmax and SDmin in digital (case 3), for
datasets 1, 2 and 4 the classification error is the same as in case 2 (sufficient ADC resolution
of 4-bits for error minimisation). However, for dataset 3 the classification error significantly
increases (up to 0.3). Because of the lack of consistency in this digitisation method, we
conclude that it should not be used.
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ADC Sampling Rate
The computed classification error for varying sampling rate (from 4 to 96 kHz) shown in
Fig. 6.17 corroborate the conclusion in [8]. The required ADC sampling rate is 24 kHz
beyond which value a saturation in the classification error decrease is observed. However,
the cause of these observations may be that the original sampling rate of the datasets is
24 kHz. Further simulations are required with signals sampled at higher rates to draw
definitive conclusions.
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Figure 6.16: Classification error for ADC varying sampling rate (from 4 to 96 kHz). The
datasets original sampling rate is 24 kHz.
For bandlimited signals, the same datasets (original sampling rate of 24 kHz) are dowsam-
pled and the computed classification error is plotted in Fig. 6.17. In all datasets, the error
for not bandlimited signals and signals with 10 kHz bandwidth is the almost identical at all
sampling rates, suggesting a required sampling rate of 24 kHz. Decreasing the bandwidth to
5 kHz produces similar error to the higher bandwidth cases as suggested in Section 6.3.2.1.
For dataset 1 (as in Fig. 6.16), the sampling rate decrease to 16 kHz yields slight error
increase.
The most interesting results are observed for datasets 1 and 2. Banlimiting the signal
down to 5 and 3 kHz allows the sampling rate to be decreased down to 16 and 8 kHz
respectively. This should be considered in case the neural interface channels are individually
calibrated.
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Figure 6.17: Classification error for ADC varying sampling rate (from 4 to 24 kHz). The
input signals bandwidth cases examined are without bandlimiting and bandlimiting from
10 to 1 kHz.
6.4 Adaptive Clustering
In Section 6.2, a new feature extraction method (FSDE) was proposed and validated. The
main advantage of FSDE is the combination of high classification accuracy (over 93 % across
all datasets) with small computational complexity (2N-3), rendering it an ideal feature ex-
traction method for feature extraction on-chip. Furthermore, in Section 6.3, the design
decision (bandwidth, spikes alignment, ADC specifications, amplifier noise limits) for effi-
cient hardware implementation were considered.
Even though, transmitting off-chip FSDE features already achieves high-level of neural
information compression, the ultimate goal (towards closed-loop systems) is to communi-
cating spike sorted data. Drawing inspiration and combining aspects of various clustering
algorithms (overview in [9]), we developed a novel clustering algorithm. Key aspects of
this algorithm are high-efficiency (achieving classification accuracy comparable to off-line
k-means), adaptiveness (self-training performed on-line), lack of supervision (no need for
cluster number pre-definition) and low computational complexity (number of computations
and required memory).
6.4.1 Methods
This Section presents the adaptive clustering algorithm: Hierarchical Adaptive Means
(HAM) clustering. The information flow of the proposed method is analysed (Section 6.4.1.1)
and the input parameters are optimised (Section 6.4.1.4). The achieved classification ac-
curacy of the algorithm is compared to template matching and k-means accuracy (Sec-
tion 6.4.1.5) using FSDE features. Finally, its compatibility with different feature extraction
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methods (PCA, PP, and DD) is proven.
6.4.1.1 Proposed Method
The key functions of HAM are determining the clustering output for each spike and the
number of clusters. HAM assigns the incoming spikes to the nearest cluster (euclidean
distance calculated to clusters centre). The number of clusters is computed automatically
and checked periodically (if certain criteria are satisfied the clusters are merged). The flow
chart of the algorithm is shown in Fig. 6.18. As illustrated, the algorithm monitors the
classification process in two levels.
Initialisation
Incoming spike
features
Assign spikes to nearest
cluster centroid
Calculate inter-cluster
distance ratio
Calculate cluster
size ratio
dr<
0.2 ? dr<0.4 
and
mr<0.75
Clustering
output
Group clusters
Yes
No
Merge clusters
Yes
Every Nobserve
spikes
Figure 6.18: Flow chart of adaptive unsupervised clustering algorithm.
Low-level monitoring is responsible for assigning incoming spikes to the nearest cluster
(decision made based on Euclidean distance between spike features and cluster centroid)
and merging clusters (decision made based on distance ratio between clusters). The high-
level monitoring determines the final classification output. Through calculations of the
distance ratio between clusters (with more relaxed criterion than the low-level monitoring)
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and the normalised number of spikes belonging to each cluster, the merging of the clusters
is decided.
To distinguish between low-level and high level monitoring of cluster merging, the latter will
be referred to as grouping. The algorithm operation (definition of intrinsic and extrinsic
parameters, initialisation phase, information storage and dual monitoring decision process)
is analysed in the following paragraphs.
Input Parameters and Initialisation
For the operation of the algorithm, two parameters must be preset: the initial number of
clusters (Minitial) and the number of spikes after which cluster merging sequence is per-
formed (Nobserve). How the selection of values for these two parameters influences accuracy
and convergence of the algorithm will be examined in Section 6.4.1.4.
When the algorithm is initialised, the first Minitial incoming spikes are assigned to each
of the Minitial clusters. Then, the Minitial+1 spike and so on, are assigned to the nearest
cluster. So, no special training period is enforced. This mean that the classification process
requires some time until its accuracy converges towards the final value. This time depends
on the values of Minitial and N, as it will be shown in Section 6.4.2.1.
Stored Information
To reduce the amount of stored information (thus facilitating hardware implementation),
only two parameters are stored by the algorithm: position of each cluster centre (or cluster
centroid and number of spikes within each cluster.
The intuitive definition of a cluster centroid is the ratio between the sum of features values
(of all spikes belonging to the cluster) divided by the total number of features. This concept
is described in Eq. 6.7.
C =
1
n ·m ·
n∑
1
m∑
1
|F | (6.7)
where C is the centroid, F is the value of each spike feature, n is the number of spikes
belonging to this cluster and m is the number of extracted features for each spike.
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However, in this algorithm we devise a different definition that accounts for the fact that
the features of new spikes influence less the centroid position than the those of spikes
belonging to the cluster. This modification of introducing a fading rate of 0.02 to the
centroid calculation adds to the adaptability of the algorithm. The centroid definition is
given by Eq. 6.8.
C i = C i−1−Nobserve · (1− fr) + fr ·
i∑
i−Nobserve
m∑
1
|F | (6.8)
where i is the incoming spike index, Nobserve is the number of spikes that define the moni-
toring period (defined in Section 6.4.1.1) and fr is the fading rate.
Dual Monitoring of Clusters Evolution
From a low-level the clustering algorithm monitors the evolution of the clusters every
Nobserve spikes. At this point, the absolute distance between each cluster and all other clus-
ters is calculated. Moreover, the distance ratio (dr) is computed, as described by Eq. 6.9. If
dr is smaller than 0.2, then the two clusters are merged. This decision is irreversible, hence
dr is set at such low value. The use of distance ratio for clustering was originally proposed
in [10].
dri =
|Ci − Cnearest|
1
M−1 ·
M∑
j=1
|Ci − Cj |
, j 6= i (6.9)
where dr is the distance ratio for cluster i, Ci is the centroid of cluster i, Cnearest is the
centroid of the cluster nearest to cluster i and M is the number of clusters.
Simultaneously (every Nobserve incoming spikes), the high-level clustering algorithm also
monitors the clustering progression. This part of the algorithm uses the distance ratio
(Eq. 6.9) and the membership ratio as cluster grouping criteria. The membership ratio
(mr) essentially computes the normalised size (in terms of number of spikes) of each cluster.
If dr and mr are smaller than 0.4 and 0.75 respectively (values empirically derived), cluster
grouping is realised. The dr limit is relaxed since cluster grouping is reversible. Both dr
and mr limits are empirically derived.
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mr =
ki
1
M ·
M∑
j=1
kj
(6.10)
where mr is the membership rate, ki is the number of clusters belonging to cluster i, and
M is the number of clusters.
6.4.1.2 Test Datasets
The test datasets used are the same as for the simulations in Section 6.2.
6.4.1.3 Accuracy Quantifiers
Classification accuracy is computed every 10 spikes. Fig. 6.19 shows this accuracy for all
four datasets at MUA level of 0.10σ. The observation period Nobserve is set at 50 spikes
and Minitial at 10 clusters. We observe that the classification accuracy starts from a small
value but quickly converges to levels over 80 %. We assume that for the last 500 spikes
of each signal, the algorithm accuracy has reached its steady-state (annotated in red in
Fig. 6.19).
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Figure 6.19: Moving classification accuracy for the four datasets at MUA level of 0.1σ.
The number of spikes required (starting from the first spike sorted spike) to reach an accu-
racy equal to 90 % of the accuracy steady state, will be referred to as convergence speed.
This is an important quantifier of the proposed method’s performance, as a longer conver-
gence time implies more misclassified spikes at the algorithm initialisation.
Convergence speed is always calculated for Nobserve equal to 10, since comparisons between
varying observation periods are not valid. For example, if Nobserve is 100, the algorithm may
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have converged before incoming spike with index l·Nobserve (where l is a positive integer).
However, the output of the algorithm is unable to observe that.
In the following simulations for this clustering method, accuracy is defined as the sum of
the correctly classified spikes divided by the number of these spikes. Classification accuracy
is computed only for spikes that are classified after the algorithm has converged. For all
other clustering methods (used for comparison in Section 6.4.1.5), the classic definition of
accuracy is used (i.e. total number of correctly classified spikes divided by the number of
spikes) as they don’t have a convergence time.
6.4.1.4 Algorithm Parameter Optimisation
In this section we investigate, how the pre-defined parameters (Minitial and Nobserve) influ-
ence the performance of the algorithm. The first set of simulations investigates how varying
the initial number of clusters (Minitial) affects the classification accuracy and convergence
speed. We note for a ubiquitous algorithm, Minitial should not be set below 10, since the
maximum number of neurons observed at each electrode is 10 (Section 3.5 in Chapter 3).
In the second set of simulations, we use the derived optimal Minitial and vary the number
of spikes that defines the observation period (Nobserve) to quantify the proposed method’s
classification accuracy.
6.4.1.5 Other Classification Methods (for comparison)
In this section we compare the classification accuracy (computed after the algorithm has
converged) of the HAM clustering to template matching (TM) and k-means (detailed de-
scription of both methods in Section 3.5 in Chapter 3). For consistency, for all classifi-
cation methods euclidean distance is used to compare the incoming spikes feature vector
to the feature vector of the templates (TM) or the cluster centroid (proposed method and
k-means).
In TM, during training phase the templates for each cluster are generated and during
operation phase, the incoming spikes are clustered. The classification accuracy used for
comparisons is computed only during operating phase. The template for each cluster is the
averaged FSDE vector of spikes belonging to that cluster. To determine the spikes cluster
index, during calibration phase, two methods are used: the ground truth and k-means
clustering.
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As mentioned in Section 6.2.2.4, k-means is an iterative algorithm. When the algorithm is
executed, for each iteration a different starting matrix is selected randomly. After all the
iterations are completed, the k-means clustering output is the one that minimises the within
cluster sums of point to centroid distances. In Section 6.2, feature extraction effectiveness
(comparing FSDE to other feature extraction algorithms) was investigated. Therefore for
all simulations iterations number was set at 10 to ensure convergence. In this section, we
focus on clustering algorithms efficiency. Thus, in addition to a 10-iterations k-means, HAM
clustering is compared to 1-iteration kmeans. In this case, k-means runs for 100 times (ran-
domly selecting the initialisation matrix) and the classification results are averaged.
6.4.1.6 Classification Accuracy of Adaptive Clustering Using Different Fea-
tures
In Section 6.4.1.5, the proposed clustering method was compared to other classification algo-
rithms using FSDE. In this section, in order to validate its efficiency, we compare its classi-
fication accuracy in combination with different feature extraction methods. These methods
(DDvar, PCA and PP) were used to validate the viability of FSDE in Section 6.2.3.2.
6.4.2 Results
6.4.2.1 Algorithm Parameters Optimisation
Initial Number of Clusters
The optimisation results for Minitial are illustrated in Fig. 6.20. The classification accuracy
is plotted against varying Minitial (from 10 to 17 clusters) for all four datasets (accuracy is
averaged over all MUA levels). We observe that for Nobserve equal to 10 spikes, the classi-
fication accuracy remains essentially constant for varying Minitial. Classification accuracy
equal to or over 90 % is achieved for all datasets.
Nevertheless, a small observation period Nobserve increases the computational complexity of
the algorithm (i.e. merging and grouping sequences are performed more frequently). When
Nobserve is increased, for datasets 3 and 4 classification accuracy is influenced by the chosen
Minitial. We conclude that the optimal Minitial is 15 clusters, yielding minimum accuracy
variations and maximum accuracy over all parameters combination and datasets.
The conversion speed for varying Minitial (between 10 and 17 clusters) is shown in Fig. 6.21.
Hardware Efficient Algorithms for Transmission of Spike Features and Spike
Sorted Data 229
10 12 14 1665
70
75
80
85
90
95
100
Minitial
Cl
as
sif
ica
tio
n 
ac
cu
ra
cy
 (%
)
Nobserve=10
10 12 14 1665
70
75
80
85
90
95
100
Minitial
Cl
as
sif
ica
tio
n 
Ac
cu
ra
cy
 (%
)
Nobserve=50
10 12 14 1665
70
75
80
85
90
95
100
Minitial
Cl
as
sif
ica
tio
n 
ac
cu
ra
cy
 (%
)
Nobserve=100
10 12 14 1665
70
75
80
85
90
95
100
Minitial
Cl
as
sif
ica
tio
n 
ac
cu
ra
cy
 (%
)
Nobserve=200
dataset 1
dataset 2
dataset 3
dataset 4
Figure 6.20: Convergence speed for the four datasets (results averaged over all MUA levels)
for varying Minitial (from 10 to 17).
As expected intuitively, increase of Minitial results to increase of the conversion speed. A
20 % increase of the maximum observed convergence speed is computed for increase of
Minitial from 10 to 15 clusters.
10 11 12 13 14 15 16 1740
45
50
55
60
65
70
75
80
85
90
Minitial
Co
nv
er
ge
nc
e 
sp
ee
d 
(s
pik
es
)
dataset 1
dataset 2
dataset 3
dataset 4
Figure 6.21: Classification accuracy for the four datasets (results averaged over all MUA
levels) for varying Minitial (from 10 to 17) and different N.
Observation Period
To derive the optimal Nobserve (yielding the highest classification accuracy), simulations are
performed setting Minitial at 15 clusters and varying Nobserve (from 10 to 200 spikes). The
classification accuracy for all datasets (averaged over MUA) is shown in Fig. 6.22. To derive
the optimal Nobserve, the accuracy results are averaged over all datasets. The mean highest
accuracy is observed for Nobserve of 50 spikes.
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Figure 6.22: Classification accuracy for the four datasets (results averaged over all MUA
levels) for varying Nobserve (from 10 to 200). Also shown the average of all datasets.
6.4.2.2 Clustering Results
Given the optimisation results in Section 6.4.2.1, in this Section we present the accuracy
and convergence results for all datasets and MUA values. These results, using Minitial of
15 clusters and Nobserve of 50 spikes, are accumulated in Table 6.4.
The total accuracy (both steady state and as defined in Section 6.4.1.3), is over 92 %.
The total convergence speed, time and ratio (speed over number of spikes in signal) are
approximately 190 spikes, 3 s and 5.50 % respectively.
The longest convergence time observed is about 11 s. This algorithm is intended for long-
term implanted neural interfaces. In this case, an 11 s training period is negligible. However,
in case this algorithm is used for spike sorting short period neural recordings (of the order
of minutes) in the scope of neurosciencientific research, both Nobserve and Minitial should be
reduced to 10 spikes and clusters respectively. As shown in Fig. 6.20 and 6.21, these values
yield high classification accuracy (over 90 %) and low convergence speed (under 50 spikes)
for all datasets. For the reasons explained in Section 6.4.1.3, a decrease of Nobserve directly
signifies decrease of convergence speed and increase of computational complexity. For short
term recordings, the computational complexity (and thus power consumption) limits can
be relaxed.
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Table 6.4: Classification accuracy of HAM clustering for optimised input parameters (i.e.
Minitial and Nobserve are 15 clusters and 50 spikes respectively).
Dataset Noise (σ) Accuracy Convergence
steady state settled† speed time ratio*
(%) (%) (spikes) (s) (%)
Dataset 1
0.05 95.43 94.48 117 1.92 3.33
0.10 96.08 95.05 111 1.77 3.15
0.15 95.70 94.38 155 2.75 4.46
0.20 94.59 94.81 81 1.33 2.33
Dataset 2
0.05 96.64 94.71 72 1.4383 2.11
0.10 93.94 94.41 70 1.1547 1.99
0.15 95.39 96.00 343 6.77 10.06
0.20 84.50 87.73 94 1.51 2.67
Dataset 3
0.05 93.34 93.76 112 2.10 3.31
0.10 94.85 94.48 192 3.31 5.57
0.15 92.83 93.04 271 4.89 7.81
0.20 93.90 94.86 646 11.44 18.92
Dataset 4
0.05 94.76 93.50 72 1.43 2.14
0.10 96.30 93.95 209 3.66 6.04
0.15 88.48 86.90 422 7.50 12.27
0.20 76.17 73.47 64 1.17 1.83
Average 92.68 92.22 189.44 3.38 5.50
*Ratio of convergence speed over total number of spikes.
†Accuracy as defined in Section 6.4.1.3.
6.4.2.3 Classification Accuracy using FSDE Features Compared to Other Clas-
sification Methods
In Section 6.4.2.1, the input parameters and training period of HAM clustering was inves-
tigated. Before, proceeding to comparing the proposed algorithm, we examine the optimal
training period for TM. The classification accuracy results for the four datasets for varying
training period (quantified in incoming spikes) are shown in Fig. 6.23.
When templates are trained using the clustering ground truth, classification accuracy con-
verges really quickly. In all datasets, accuracy has converged after the first 10 spikes.
Nevertheless, in the more realistic scenario of training the templates with 10-iterations k-
means, convergence time significantly increases for datasets 2 and 3 to 400 and 600 spikes
respectively. In the following simulations, the training period for TM is set at 600 spikes to
ensured optimised accuracy in all cases and datasets.
The proposed adaptive clustering algorithm is compared to TM with ground truth trained
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Figure 6.23: Classification accuracy evolution for template matching when training period
(measured in incoming spikes) varies from 5 to 1000 spikes for four datasets. Templates are
created using the ground truth or k-means.
templates, TM with k-means (optimal over 10 iterations) trained templates, k-means with
optimal convergence over 10 iterations, k-means with averaged accuracy over 100 iterations.
The results are illustrated in Fig. 6.24.
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Figure 6.24: Classification accuracy of proposed adaptive algorithm is compared to template
matching (trained with ground truth and k-means) and k-means (optimal accuracy among
10 iterations and averaged over 100) for four datasets with varying noise level (from 0.05 to
0.20σ).
The method exhibiting consistently lower accuracy is 1-iteration k-means. All other meth-
ods (including this work) show almost the same behaviour. The propose method has reduced
accuracy for highest noise level (0.20σ) for datasets 2 and 3 (about 5 and 10 % respectively
compared to 10-iterations k-means). However, for dataset 3 it shows the highest classifica-
tion accuracy for highest noise (about 5 % more than 10-iterations k-means).
These results confirm the proposed classification algorithm achieves comparable accuracy
with state-of-the art algorithms. Moreover, among all the compared methods the proposed
one doesn’t require any off-line training (unlike TM) or computes adaptively the number of
clusters (unlike k-means).
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6.4.2.4 Classification Accuracy using Different Feature Extraction Methods
The classification accuracy results using various feature extraction methods (FSDE, DD,
PCA and PP) with HAM clustering are shown in Fig. 6.25. These results are consistent
with the results shown in Fig. 6.5 (comparing the classification accuracy of these methods
with 10-iterations k-means clustering), which proves the robustness of the HAM clustering
algorithm (i.e. it can be used with any features without compromising the classification
accuracy).
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Figure 6.25: Classification accuracy of different feature extraction methods is compared
using HAM clustering for four datasets with varying noise level (from 0.05 to 0.20σ).
6.5 Summary
Ideally, to decode neuronal activity into control commands (effectively controlling neuro-
prosthetic devices) single neuron spike trains would be utilised [11]. However, even the most
invasive recording methods achieving the highest resolution (i.e. implantable microelectrode
arrays) pick up activity for multiple neurons at each electrode. This renders spike sorting
necessary.
Integration of spike sorting on chip directly translates to reduction of the volume of com-
municated data per channel without information loss. Hence, it enables increasing the
number of channels given the limited communication bandwidth. For this reason, in the
last two years a surge towards on-chip spike sorting interfaces has been observed. The
challenge remains to implement spike sorting channel architectures actualising high classi-
fication accuracy and low computational computational complexity (number of operations
and memory requirements).
In this chapter, we have proposed a new feature extraction method for spike sorting, based
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on first and second derivative extrema (FSDE) features. Specifically, the selected method
utilises the (positive) peak of the first derivative together with the positive and negative
peaks of the second derivatives. This method has been shown to achieve a classification
error of only 6.97 % (averaged across 4 datasets with varying degrees of sorting difficulty
and noise levels), for a computational complexity of 2N-3.
The proposed method outperforms PCA3 (which achieves an average classification error
of 10.17 %), with a 100× lower computational complexity. Furthermore, when compared
to another hardware-efficient derivative-based method (i.e. DD with dimensionality reduc-
tion), the proposed method performs marginally better (DDvar average classification error
is 7.74 %), with a 3× lower computational complexity. This unique balance between good
accuracy and low complexity makes the FSDE method a particularly good candidate for
hardware feature extraction and transmission of spike features to an external device.
For further data compression (i.e. transmission of spike sorted data) and closed-loop neural
interfaces (i.e. direct link between central and peripheral nervous system), an unsupervised
classification algorithm was proposed. The hierarchical adaptive means (HAM) cluster-
ing is classifying in real-time the incoming detected spikes (using extracted features) and
determines adaptively the correct number of clusters without off-line training.
Over all datasets, the average convergence time is 3.38 s to reach classification accuracy
of 92.68 % (using FSDE features). The achieved classification accuracy is comparable to
10-iterations k-means (i.e. clustering outcome is the one with maximum convergence) and
significantly better than 1-iteration k-means (i.e. clustering output average over 100 runs).
Moreover, when other features are used the classification results are similar to k-means clas-
sifications with these features. In addition to high accuracy and adaptiveness, HAM clus-
tering is ideal for hardware implementation in multi-channel neural interfaces because of its
low computational complexity and memory requirements (storing only two variables).
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Chapter 7
Conclusion
7.1 Overview of Accomplished Work
We live in an exciting era for intracortical neural recording devices. This emerging tech-
nology (enabled by the recent advances in high-density precision microelectrode arrays),
is yet to be standardised. This presents the designer with many challenges but also the
opportunity to innovate. This thesis explores and develops algorithms and circuits for next
generation brain machine interfaces (BMIs). More specifically, at system-level and sub-
sequently for every block three steps are taken: understanding the design decisions and
trade-offs, optimising the design parameters and proposing novel adaptive methods and
circuits.
Through this process, we derive the level of data representation to be communicated that
maximises channel count (given limited telemetry link and respecting implantability con-
straints). Furthermore, we explore how the neural signal dynamics (i.e. amplitude and
frequency profile) can be exploited to optimise hardware efficiency. This leads to thorough
amplifier modelling (setting the input referred noise, gain and bandwidth limits for effi-
cient spike detection and sorting) and identification of optimal spike detection parameters
(preprocessing operator and background activity tracking method). Finally, we propose a
neural spike representation (set of features) achieving high dimensionality reduction and
classification accuracy in the context of hardware-oriented spike sorting.
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7.1.1 Background
Chapter 2 introduces neurobiology with focus on the structural and functional anatomy of
the motor cortex. In the context of comprehensive understanding of rudimentary neuro-
prosthetics (only recording pathway), the microelectrode array specifications for implantable
intracortical neural interfaces are examined and the recorded neural signal dynamics (fre-
quency and amplitude profile) are analysed.
Chapter 3 reviews current state-of-the-art algorithms and circuits for signal conditioning and
processing. These are dedicated in extracting valuable information on the firing patterns
(spatial and temporal profile) of cortical neurons from the recorded signal. For each building
block of the neural interface channel direct comparisons are performed, setting the basis
and serving as inspiration for the contributions of this thesis.
7.1.2 Contributions
Chapter 4 sets the framework for neural interfaces by identifying design constraints and
inherent trade-offs in implantable neural interfaces and possible channel architectures (dis-
tinguished by quality and compression of communicated data). For each architecture the
level of on-chip processing varies, thus the number of implementable channels is dictated
by the limited communication bandwidth and the ability to minimise the circuitry power
consumption. However, the common goal in the design of all architectures (envisioning
multi-channel neural interfaces) is ultra-low power implementation of autonomously oper-
ating systems. In addition to systematic design decisions, we examine the parameters to
be set in the design of a channel communicating raw data (signal amplification, filtering
and digitisation for transmission). For this channel architecture, we present a system (im-
plemented, simulated and measured) in CMOS analogue hardware that is characterised by
versatility (tuneable filtering), autonomous operation (amplification gain set automatically
by on-chip circuitry) and micro-power consumption (less than 3µW).
Chapter 5 optimises channel architectures for transmission of spike intervals and spike
waveforms. In the context of spike detection optimisation, the operators preprocessing the
amplified neural signal (to enhance the spike instances against background activity) and
the statistical methods tracking this activity (to set the threshold) are investigated through
exhaustive algorithmic simulations. For the optimal combination of operator (NEO) and
statistical method (MAD or averaging), hardware implementation issues (required training
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period, limit of amplifier induced thermal noise and bandwidth requirements) are considered
and results are quantified. Finally, a novel adaptive on-line algorithm is proposed to set
the detection threshold for signals preprocessed by the NEO. This algorithm is compared
to state-of-the art off-line methods and shows comparable detection sensitivity. Subse-
quently, it is implemented and simulated in CMOS analogue hardware (dissipating less
than 2µW).
Chapter 6 describes hardware-efficient algorithms for spike sorting (optimising channel ar-
chitectures for transmission of spike features and sorted data). We propose a new feature
extraction method based on first and second derivative (FSDE) features, using only three
features (thus achieving significant dimensionality reduction). The main advantage of this
method is a unique balance between high accuracy (higher than state-of-the art PCA) and
low computational complexity (100× less than PCA). Subsequently, the design parameters
(bandwidth requirements, proper spike alignment and ADC specifications) for hardware
implementation of FSDE are considered. Finally, an unsupervised classification algorithm
(HAM) is presented. The main advantages of this method is that is does not require
off-line training (unlike template matching), computes adaptively the number of clusters
(unlike k-means), achieves high classification accuracy using FSDE features (comparable
to 10-iterations k-means) and has low computational complexity in terms of number of
operations (comparable to 1-iteration k-means) and memory requirements (stores only two
variables).
7.2 Recommendations for Future Work
Advancing the material described in this thesis is hardware implementation of proposed
algorithms and integration of described circuitry into a single channel architecture. This
must without supervision (operating without external inputs), adaptively (self-setting all
design parameters) and with ultra-low power consumption extract firing pattern information
from recorded signals. A channel architecture with these attributes is scalable, thus read-
ily replicated for multi-channel implantable neural interfaces. Towards that goal, further
developments are required in the following areas:
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7.2.1 Further Investigation of Adaptive Spike Detection
The proposed adaptive spike detection algorithm (Chapter 5) achieves high detection sen-
sitivity. However, it displays poor noise immunity (affecting the false detection rate). This
signifies that even though spike detection events will not be missed, the subsequent sig-
nal processing (spike sorting) is forced to operate for longer time (about 20 % increase)
to discard non-spike events. To avoid unnecessary power dissipation and possible classifi-
cation accuracy decrease (correlation between FDR and spike sorting efficiency yet to be
invetigated), the on-chip adaptive spike detection should be further explored. The outcome
will be the hardware implementation in ultra-low power CMOS analogue circuitry of an
adaptive spike detector achieving both high sensitivity and low false detection rate.
7.2.2 Simulations with In Vivo Recordings
In order to benefit from the prior knowledge of the “ground truth”, the majority of the
algorithms and circuits presented in this thesis has been tested with simulated neural data.
For completeness and to ensure that our circuitry will maintain its high performance upon
implantation, the algorithms and systems efficiency must be quantified when using real
neural signals (i.e. intracortical microelectrode recordings).
7.2.3 Hardware Integration of Spike Sorting
There is great scope in the hardware implementation of the proposed feature extraction
and clustering algorithms. These algorithms are written in MATLAB code. Therefore,
for custom CMOS digital electronics development, the codes must be first translated into
C++. For feature extraction, an analogue circuitry approach will also be considered as it
has shown to significantly decrease the required ADC resolution (hence optimising ADC
power and area requirements). The analogue and digital implementations will be compared
in terms of accuracy (mainly temporal) and power consumption to decide on optimal.
Appendix A
Measurements Set-up
Figure A.1: Microphotograph of fabricated chip containing second order high pass filter and
variable gain amplifier.
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Figure A.2: Instrumentation setup for transient measurements.
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Figure A.3: Instrumentation setup for noise measurements. (a) Setup to measure
HPF/VGA noise. (b) Setup to measure instrumentation noise.
Appendix B
Optimal Threshold Look-Up
Tables for Spike Detection
B.1 Locally Calibrated Spike Detection
Table B.1: Optimal threshold setting method with local calibration for raw signals.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 1 57.45 75.05 3 97.07 0 8 97.07 0
0.10 1 50.50 80.19 2 95.63 5.24 4 96.02 0.27
0.15 1 45.32 83.21 2 93.02 26.92 3 90.96 7.63
0.20 1 42.07 84.60 2 87.73 42.28 2 88.02 53.86
Dataset 2
0.05 62 76.46 15.69 7 75.64 17.18 15 76.02 18.15
0.10 56 67.54 24.74 5 66.74 29.42 7 66.85 29.00
0.15 51 63.14 30.89 4 63.30 30.55 5 61.01 27.65
0.20 49 57.72 34.11 3 57.44 38.19 3 57.06 42.37
Dataset 3
0.05 1 85.40 64.19 6 97.82 0 12 97.79 0
0.10 1 72.74 72.71 4 97.73 0 6 97.93 0
0.15 1 61.19 77.57 3 97.30 1.72 3 97.11 5.92
0.20 1 54.17 80.54 2 96.87 47.10 2 96.81 50.83
Dataset 4
0.05 80 95.71 0 7 98.32 0 14 98.17 0
0.10 78 96.32 0.66 5 97.19 0 6 97.35 0
0.15 80 94.69 19.10 3 95.94 2.07 4 95.72 0.22
0.20 80 91.74 54.35 2 93.04 47.45 3 92.93 7.85
Average 69.38 49.85 88.18 18.01 87.92 15.24
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
244
Optimal Threshold Look-Up Tables for Spike Detection 245
Table B.2: Optimal threshold setting method with local calibration for signals preprocessed
by the NEO.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 21 96.41 0 2 96.21 0 14 96.41 0
0.10 14 96.40 0.03 2 96.40 0.03 10 96.40 0.03
0.15 12 94.67 0.46 2 94.73 0.43 10 94.55 0.27
0.20 10 92.59 2.51 2 92.62 2.48 8 92.44 2.72
Dataset 2
0.05 24 95.93 0.03 5 96.51 0 29 96.51 0
0.10 25 95.44 0.03 4 95.51 0 22 95.63 0
0.15 21 96.22 0 4 96.13 0 17 96.25 0
0.20 14 95.15 0.66 3 95.12 0.74 11 95.21 0.65
Dataset 3
0.05 26 95.77 0 8 96.79 0 45 96.96 0
0.10 27 96.81 0 6 97.10 0 36 97.12 0
0.15 25 96.31 0 5 96.39 0 25 96.45 0
0.20 19 96.95 0 4 96.89 0 19 96.98 0
Dataset 4
0.05 44 96.37 0.03 8 97.15 0 42 97.16 0
0.10 39 97.18 0 6 97.09 0 30 97.21 0
0.15 26 95.85 0.28 6 95.65 0.12 21 95.82 0.40
0.20 20 92.09 1.27 6 91.85 0.94 16 92.07 1.58
Average 95.63 0.29 95.77 0.30 95.83 0.35
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
Table B.3: Optimal threshold setting method with local calibration for signals preprocessed
by the ENEO (k=2).
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 28 96.46 0 4 96.35 0 19 96.43 0
0.10 19 96.40 0.03 3 96.34 0.09 15 96.42 0
0.15 16 94.01 0.40 3 93.84 0.86 13 93.97 0.31
0.20 12 91.57 2.93 3 91.60 2.87 10 91.57 2.51
Dataset 2
0.05 34 95.99 0 6 96.36 0 35 96.45 0
0.10 33 95.75 0 5 95.63 0 25 95.72 0
0.15 21 95.99 0.15 4 95.73 0.37 18 95.96 0.09
0.20 15 94.21 0.87 4 94.27 0.87 12 94.27 0.93
Dataset 3
0.05 49 96.39 0 8 96.62 0 41 96.80 0
0.10 41 96.98 0 6 96.90 0 30 96.98 0
0.15 26 96.22 0 5 96.20 0 20 96.17 0
0.20 17 96.80 0 4 96.77 0 14 96.80 0
Dataset 4
0.05 47 96.55 0.03 8 97.13 0 43 97.27 0
0.10 38 97.26 0 7 97.20 0 30 97.23 0
0.15 27 94.85 0.40 6 94.68 1.26 22 94.85 0.49
0.20 18 89.90 3.53 6 89.68 2.46 15 89.98 3.30
Average 95.29 0.52 95.33 0.55 95.43 0.48
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
Optimal Threshold Look-Up Tables for Spike Detection 246
Table B.4: Optimal threshold setting method with local calibration for signals preprocessed
by the exponent operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 1 58.69 77.96 17 97.04 0 45 97.10 0
0.10 1 51.88 81.57 14 96.23 1.47 22 96.35 0.68
0.15 1 47.03 83.99 12 92.79 23.50 15 92.68 18.36
0.20 1 43.61 85.22 12 88.14 48.56 13 87.36 63.11
Dataset 2
0.05 1 3.61 99.12 20 70.79 26.02 51 75.41 12.41
0.10 1 5.97 98.24 18 66.24 23.44 27 67.32 27.35
0.15 1 6.77 97.94 16 62.31 28.42 19 62.77 33.03
0.20 1 8.08 97.38 14 57.06 42.81 16 57.58 35.16
Dataset 3
0.05 1 85.63 66.86 24 97.75 0 51 97.88 0
0.10 1 73.86 74.06 18 97.79 0 25 97.99 0
0.15 1 63.28 78.61 13 97.10 4.05 15 97.16 3.88
0.20 1 56.76 81.30 11 96.84 50.25 12 96.81 35.85
Dataset 4
0.05 1 41.96 89.08 22 97.78 0 52 98.23 0
0.10 1 40.89 87.88 17 97.78 0 25 97.32 0
0.15 1 34.20 89.42 14 95.92 1.95 17 95.94 0.82
0.20 1 30.61 90.14 13 93.16 8.64 14 93.99 11.83
Average 40.86 86.18 87.76 16.19 88.34 15.15
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
Table B.5: Optimal threshold setting method with local calibration for signals preprocessed
by the absolute value operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 13 85.50 1.69 7 77.55 0.70 14 87.96 4.88
0.10 8 73.52 16.47 6 73.35 20.10 9 72.68 21.74
0.15 5 66.32 29.75 5 66.99 28.90 6 66.58 29.51
0.20 4 67.07 31.50 5 66.07 25.62 5 67.89 27.99
Dataset 2
0.05 15 75.81 13.10 8 76.15 14.57 17 76.02 18.46
0.10 8 66.86 28.85 7 66.89 24.53 10 67.35 26.51
0.15 6 62.25 27.69 6 63.08 28.07 7 63.04 28.57
0.20 4 59.29 28.35 5 59.07 32.24 5 59.80 34.69
Dataset 3
0.05 13 95.69 0.44 8 95.63 0.44 15 95.96 0.37
0.10 8 92.54 0.82 7 94.07 1.05 9 94.60 1.19
0.15 5 85.99 9.93 6 88.18 4.99 6 86.85 8.91
0.20 4 80.61 18.77 5 82.74 13.61 5 82.65 12.87
Dataset 4
0.05 14 98.16 0 8 98.32 0 16 98.32 0
0.10 7 97.23 0.06 6 97.20 0.09 9 97.22 0
0.15 5 94.43 1.26 5 93.94 2.33 6 94.31 0.99
0.20 4 87.28 9.85 5 85.40 5.04 5 86.12 6.08
Average 80.52 14.28 80.29 12.64 81.07 13.92
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.6: Optimal threshold setting method with local calibration for signals preprocessed
by the negation operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 41 62.82 34.10 3 62.79 34.11 8 62.74 34.11
0.10 42 57.98 37.44 3 55.64 37.99 4 57.46 38.52
0.15 44 54.49 42.30 2 51.95 54.28 3 54.36 40.98
0.20 45 47.30 63.41 2 48.16 65.21 2 46.71 73.99
Dataset 2
0.05 1 42.05 78.18 1 65.44 51.07 1 67.65 86.16
0.10 1 36.58 83.93 1 65.81 81.74 1 64.49 86.72
0.15 1 32.41 86.94 1 62.12 86.52 1 61.76 87.62
0.20 1 30.22 87.84 1 57.61 87.68 1 58.18 87.98
Dataset 3
0.05 39 37.97 35.18 3 35.45 57.79 9 36.86 40.67
0.10 32 36.28 48.56 3 35.85 50.66 4 36.17 48.89
0.15 34 30.42 56.08 3 28.32 46.77 3 30.07 54.61
0.20 34 28.39 76.26 2 27.98 81.57 2 27.79 83.87
Dataset 4
0.05 1 3.28 98.48 1 3.10 97.85 1 30.45 93.38
0.10 1 6.17 97.37 1 11.39 96.94 1 43.00 90.65
0.15 1 10.32 95.84 1 17.43 96.12 1 50.16 89.47
0.20 1 12.60 95.02 1 20.72 95.48 1 53.22 88.58
Average 33.15 69.73 40.61 70.10 48.79 70.39
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
Table B.7: Optimal threshold setting method with local calibration for signals preprocessed
by the voltage squarer operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 34 87.96 4.88 7 86.64 7.48 23 87.90 4.94
0.10 23 73.51 18.94 6 72.84 21.54 17 73.82 18.57
0.15 14 67.83 27.18 5 67.77 27.29 11 67.84 26.76
0.20 10 67.94 27.74 4 67.22 31.05 8 67.54 26.86
Dataset 2
0.05 49 76.40 15.67 8 74.64 20.90 34 76.14 15.24
0.10 29 67.50 24.91 7 67.48 25.27 22 67.47 24.73
0.15 16 63.84 30.28 5 63.56 32.00 13 63.54 29.58
0.20 10 59.77 34.78 4 59.32 38.25 8 59.89 33.77
Dataset 3
0.05 46 95.96 0.47 9 95.93 0.47 31 95.88 0.53
0.10 26 94.60 1.19 7 94.13 2.06 20 94.36 1.13
0.15 16 88.05 5.64 6 87.60 7.37 12 88.02 6.43
0.20 11 82.41 11.25 5 81.67 16.29 8 82.63 13.84
Dataset 4
0.05 49 98.35 0 8 98.23 0 34 98.35 0
0.10 24 97.37 0 6 97.34 0 18 97.34 0
0.15 13 94.43 1.35 5 94.04 0.75 10 94.34 1.45
0.20 9 87.46 10.89 4 87.40 12.90 7 87.55 11.09
Average 81.46 13.58 80.94 15.22 81.42 13.43
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.8: Optimal threshold setting (using MAD) with local calibration for bandlimited
raw signals .
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 7 96.99 0 6 96.95 0.09 6 96.51 0.21
0.10 4 95.91 0.27 3 94.39 7.01 3 90.44 8.11
0.15 3 90.70 7.62 2 88.21 52.08 2 81.85 52.43
0.20 2 87.81 53.85 2 82.81 54.08 1 70.96 83.48
Dataset 2
0.05 15 75.15 18.34 13 64.46 32.45 11 63.86 33.12
0.10 7 66.75 29.04 6 62.87 34.01 6 58.93 36.08
0.15 5 60.52 27.84 4 57.75 38.40 4 50.99 42.30
0.20 3 56.86 42.44 3 52.83 44.39 3 45.67 48.24
Dataset 3
0.05 12 97.82 0 9 97.85 0 6 97.73 0
0.10 6 97.87 0 4 97.79 0.12 2 97.52 42.50
0.15 3 97.07 5.93 2 96.87 47.74 2 94.97 46.50
0.20 2 96.81 50.72 2 94.53 50.13 1 88.11 80.28
Dataset 4
0.05 14 98.20 0 13 98.08 0 12 98.08 0
0.10 6 97.43 0 6 97.23 0 5 97.08 0.03
0.15 4 95.72 0.22 3 95.30 6.67 3 94.67 6.48
0.20 3 92.78 7.86 2 91.59 51.04 2 90.13 49.81
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 5 91.46 2.09 1 67.34 80.53 1 62.92 79.58
0.10 2 78.95 51.93 1 63.07 81.51 1 55.47 81.57
0.15 1 69.59 83.03 1 56.10 83.32 1 51.33 82.94
0.20 1 66.16 83.68 1 52.98 84.28 1 48.14 84.11
Dataset 2
0.05 10 61.25 35.20 8 46.80 47.97 7 41.16 53.61
0.10 5 51.44 44.68 4 39.67 55.34 4 36.46 54.87
0.15 3 42.55 56.56 3 33.79 59.88 2 29.45 78.56
0.20 3 37.13 53.14 2 28.83 79.14 2 25.31 79.63
Dataset 3
0.05 4 97.67 0.03 1 97.13 71.70 1 87.10 71.48
0.10 2 96.64 40.54 1 83.66 75.85 1 61.84 79.00
0.15 1 91.67 77.87 1 65.51 80.37 1 46.15 83.80
0.20 1 82.15 80.49 1 51.55 84.48 1 38.50 86.64
Dataset 4
0.05 11 97.83 0 8 97.14 0 6 96.11 0.25
0.10 4 96.48 0.60 3 92.57 6.62 3 90.80 6.13
0.15 3 92.52 6.37 2 83.36 44.50 2 77.91 43.49
0.20 2 87.21 48.79 2 72.42 47.42 2 60.18 49.08
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.9: Optimal threshold setting (using MAD) with local calibration for bandlimited
signals preprocessed by the NEO.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 14 96.41 0 16 96.38 0 19 95.99 0.06
0.10 10 96.40 0.03 13 96.34 0 15 95.94 0.09
0.15 10 94.55 0.27 11 93.72 0.70 13 92.29 1.33
0.20 9 92.47 1.46 9 91.49 2.75 11 88.63 2.53
Dataset 2
0.05 29 96.51 0 31 96.42 0 32 96.36 0
0.10 22 95.61 0 23 95.63 0 23 95.43 0.06
0.15 17 96.25 0 16 95.96 0.15 17 94.96 0.62
0.20 11 95.15 0.68 12 94.24 0.72 11 91.85 2.72
Dataset 3
0.05 44 96.94 0 41 96.99 0 33 96.44 0
0.10 22 97.10 0 28 96.98 0 23 96.63 0
0.15 25 96.45 0 19 96.14 0 23 95.94 0
0.20 15 96.92 0 14 96.74 0 16 96.42 0
Dataset 4
0.05 41 97.16 0 40 97.16 0 38 97.33 0
0.10 30 97.21 0 28 97.06 0.03 26 96.74 0.24
0.15 21 95.68 0.43 22 94.32 0.53 20 90.74 2.40
0.20 15 91.85 2.55 15 89.17 3.66 13 84.19 7.61
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 20 95.59 0.27 10 62.20 34.28 7 62.05 34.15
0.10 17 94.08 1.11 7 61.05 35.46 6 60.33 35.76
0.15 14 88.59 4.08 6 61.79 34.47 5 59.33 37.41
0.20 11 83.53 6.84 5 60.00 42.43 4 55.07 55.10
Dataset 2
0.05 31 96.10 0 29 92.08 2.72 27 78.97 14.13
0.10 23 94.78 0.63 22 80.44 10.88 20 68.94 21.62
0.15 17 91.25 2.85 15 72.78 17.18 12 63.38 28.99
0.20 11 85.25 7.22 9 67.26 23.43 8 57.81 32.46
Dataset 3
0.05 28 96.24 0 19 94.07 0.81 19 80.99 9.32
0.10 15 95.92 0 14 88.88 4.13 14 74.98 11.67
0.15 12 95.60 0.03 10 82.48 7.60 9 69.75 16.86
0.20 10 95.30 0.37 7 78.30 14.89 6 65.58 32.09
Dataset 4
0.05 33 97.27 0.09 25 96.78 0.66 22 95.87 1.34
0.10 24 95.01 1.24 19 89.11 5.02 17 85.61 6.87
0.15 17 85.70 6.53 13 76.66 12.51 11 73.55 15.43
0.20 12 78.64 9.97 9 68.60 16.86 8 65.39 19.24
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.10: Optimal threshold setting (using average) with local calibration for bandlimited
signals preprocessed by the NEO .
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 22 96.44 0 24 96.38 0 29 96.01 0.06
0.10 13 96.40 0.03 18 96.34 0 20 95.94 0.09
0.15 12 94.65 0.49 14 93.81 0.55 15 92.21 2.03
0.20 10 92.62 2.48 11 91.49 2.54 13 88.72 2.62
Dataset 2
0.05 43 96.51 0 46 96.42 0 48 96.36 0
0.10 30 95.66 0 31 95.66 0 30 95.49 0.03
0.15 20 96.19 0 20 96.02 0.09 20 94.96 0.65
0.20 14 95.15 0.60 13 94.18 1.20 13 91.85 2.72
Dataset 3
0.05 59 96.59 0 60 96.70 0 49 96.44 0
0.10 46 97.10 0 41 96.98 0 30 96.63 0
0.15 33 96.45 0 24 96.14 0 19 95.94 0
0.20 19 96.95 0 17 96.74 0 12 96.42 0.06
Dataset 4
0.05 59 97.16 0 59 97.21 0 54 97.36 0
0.10 38 97.15 0 36 97.06 0.03 33 96.74 0.24
0.15 26 95.76 0.31 26 94.29 0.74 23 90.79 3.01
0.20 20 91.86 1.37 18 89.29 3.32 16 84.20 6.48
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 31 95.67 0.24 15 62.20 34.28 10 62.03 34.13
0.10 22 93.99 1.32 11 61.04 35.51 8 60.33 35.74
0.15 17 88.75 3.92 8 61.69 34.09 6 59.33 37.64
0.20 13 83.42 7.06 7 60.06 37.50 5 52.24 53.37
Dataset 2
0.05 44 96.07 0.03 42 92.23 2.10 39 78.97 13.27
0.10 29 94.66 0.69 28 80.25 10.36 25 69.03 21.70
0.15 20 91.11 3.07 18 72.54 17.17 15 63.30 28.19
0.20 14 85.38 5.70 11 67.16 22.93 10 57.93 31.36
Dataset 3
0.05 42 96.23 0 26 94.04 1.09 27 81.06 7.62
0.10 19 95.92 0 17 88.76 4.35 17 75.04 11.82
0.15 14 95.54 0.03 12 82.45 7.69 11 69.72 16.75
0.20 11 95.37 0.58 8 78.26 18.13 8 65.66 26.60
Dataset 4
0.05 47 97.27 0.09 36 96.60 0.59 32 95.93 1.22
0.10 30 94.28 1.36 24 89.29 4.84 21 85.76 7.36
0.15 21 86.00 4.97 17 76.58 8.99 14 73.52 13.66
0.20 14 78.84 10.31 10 68.98 19.74 10 65.07 17.93
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.11: Optimal threshold setting (using MAD) with local calibration for bandlimited
signals preprocessed by the ENEO (k=2).
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 18 96.41 0 21 96.32 0 22 95.76 0.12
0.10 15 96.42 0 16 96.11 0.06 17 95.37 0.24
0.15 13 93.91 0.37 13 93.11 1.02 14 91.05 2.18
0.20 10 91.51 2.57 10 89.90 3.73 11 86.73 4.81
Dataset 2
0.05 35 96.45 0 34 96.45 0 33 96.19 0
0.10 25 95.69 0 25 95.66 0.03 24 95.29 0.21
0.15 17 95.93 0.21 18 95.66 0.18 17 93.84 1.33
0.20 12 94.21 0.93 11 93.02 1.98 12 89.26 2.94
Dataset 3
0.05 41 96.77 0 34 96.56 0 29 96.35 0
0.10 29 96.95 0 24 96.63 0 19 96.08 0
0.15 20 96.14 0 18 95.94 0 13 95.65 0
0.20 14 96.80 0 10 96.48 0.06 10 95.95 0.34
Dataset 4
0.05 42 97.25 0 40 97.45 0 36 97.45 0
0.10 29 97.21 0 28 97.08 0.06 25 96.12 0.66
0.15 22 94.82 0.49 21 92.58 1.44 18 88.20 4.94
0.20 15 89.78 3.37 14 86.60 5.20 13 81.56 7.39
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 20 94.71 0.36 8 61.98 34.33 6 61.71 34.22
0.10 18 90.31 2.56 6 60.60 35.71 5 59.09 36.72
0.15 14 82.95 8.14 6 60.63 35.00 5 56.93 34.82
0.20 11 77.90 9.97 5 57.23 43.76 4 52.00 56.41
Dataset 2
0.05 31 96.07 0.06 28 86.12 7.72 26 69.13 22.58
0.10 24 93.29 1.18 21 74.02 16.94 17 64.20 29.58
0.15 17 88.25 4.74 14 66.83 23.35 12 59.59 31.11
0.20 11 82.11 9.02 9 62.34 26.09 8 53.79 34.66
Dataset 3
0.05 25 95.63 0 19 90.97 2.58 18 68.82 21.57
0.10 15 95.61 0.03 14 82.61 7.30 13 66.88 19.51
0.15 11 94.48 0.40 9 76.19 13.64 8 62.81 25.17
0.20 8 93.26 2.76 7 71.67 17.93 6 59.85 35.47
Dataset 4
0.05 31 97.00 0.22 24 96.14 0.85 22 95.38 1.17
0.10 23 93.93 1.68 19 87.31 4.28 16 84.42 8.15
0.15 17 83.43 5.85 12 74.90 14.51 11 71.71 15.01
0.20 11 76.53 11.95 8 66.79 21.08 7 62.98 25.76
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.12: Optimal threshold setting (using average) with local calibration for bandlimited
signals preprocessed by the ENEO (k=2) .
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 30 96.42 0 31 96.32 0 32 95.81 0.12
0.10 21 96.39 0 20 96.06 0.09 22 95.34 0.30
0.15 16 93.86 0.46 16 93.11 1.02 17 91.05 2.18
0.20 12 91.45 2.99 13 90.09 2.36 13 86.68 5.18
Dataset 2
0.05 51 96.45 0 49 96.42 0 49 96.22 0
0.10 33 95.77 0 32 95.63 0.03 30 95.29 0.24
0.15 21 95.96 0.15 22 95.66 0.15 20 93.81 1.39
0.20 15 94.15 0.84 14 93.16 1.45 14 89.38 3.24
Dataset 3
0.05 61 96.77 0 51 96.59 0 43 96.35 0
0.10 40 96.98 0 33 96.72 0 24 96.06 0
0.15 26 96.17 0 20 95.91 0 16 95.62 0
0.20 17 96.77 0 12 96.48 0.06 12 95.95 0.31
Dataset 4
0.05 63 97.30 0 58 97.42 0 52 97.45 0
0.10 38 97.26 0 35 97.03 0.12 32 96.15 0.51
0.15 27 94.70 0.40 26 92.63 0.91 22 88.37 4.05
0.20 18 89.81 3.63 17 86.57 4.90 15 81.43 8.36
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 29 94.65 0.45 12 61.93 34.34 9 61.74 34.16
0.10 23 90.53 3.12 8 60.65 35.67 7 59.33 36.39
0.15 17 82.89 8.03 7 60.50 35.34 6 57.05 38.79
0.20 12 77.88 13.30 6 57.20 44.22 5 51.97 55.14
Dataset 2
0.05 44 96.04 0.06 40 86.09 7.78 36 69.21 24.60
0.10 30 93.32 1.24 27 74.19 15.59 22 64.14 29.27
0.15 21 88.35 3.79 16 66.95 24.80 14 59.52 32.07
0.20 13 81.86 9.42 11 62.27 25.74 9 53.76 37.62
Dataset 3
0.05 36 95.63 0 27 90.94 2.08 26 68.89 18.06
0.10 18 95.55 0.03 16 82.79 9.02 15 67.09 21.77
0.15 14 94.48 0.21 11 76.28 13.23 10 63.03 24.41
0.20 10 93.11 2.32 8 72.05 22.31 7 59.77 40.48
Dataset 4
0.05 44 97.03 0.22 34 96.14 1.00 31 95.50 1.29
0.10 29 93.93 1.68 24 87.22 4.22 20 84.27 8.45
0.15 20 83.78 6.20 15 74.84 13.45 12 71.59 18.84
0.20 13 76.37 12.41 10 66.89 19.56 9 63.16 23.09
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.13: Optimal threshold setting (using MAD) with local calibration for bandlimited
signals preprocessed by the exponent operator.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 44 97.10 0 39 96.98 0 36 96.37 0.18
0.10 22 96.17 0.39 20 94.84 1.44 18 90.29 10.20
0.15 15 92.43 17.05 14 89.47 25.30 13 80.11 36.21
0.20 13 87.56 60.09 12 83.36 59.43 10 71.40 82.23
Dataset 2
0.05 50 75.29 19.27 46 64.68 32.49 42 63.85 32.99
0.10 27 66.99 27.34 25 63.79 32.47 23 59.38 36.44
0.15 19 62.67 32.75 19 57.29 33.78 18 50.81 41.42
0.20 16 57.46 34.60 15 52.74 40.72 14 45.93 49.53
Dataset 3
0.05 50 97.91 0 41 97.91 0 30 97.70 0
0.10 25 97.90 0 21 97.87 0.03 15 97.70 24.52
0.15 15 97.30 3.24 12 96.61 52.28 10 95.25 69.78
0.20 12 96.72 33.59 10 93.53 73.25 9 89.12 68.95
Dataset 4
0.05 52 98.32 0 49 98.02 0 45 97.99 0
0.10 25 97.28 0 23 97.23 0 21 96.94 0.03
0.15 17 96.02 0.76 16 95.47 4.81 15 94.62 10.01
0.20 14 93.75 11.23 13 93.73 28.60 12 90.22 49.22
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 32 91.67 4.00 24 67.50 73.08 21 66.52 82.86
0.10 16 79.48 46.79 13 63.48 82.41 12 58.25 83.65
0.15 12 70.68 67.05 10 58.82 85.34 9 56.28 85.75
0.20 10 63.39 74.86 8 55.97 85.73 8 51.22 84.97
Dataset 2
0.05 39 61.03 34.81 35 47.61 44.31 32 42.11 50.84
0.10 21 52.10 43.80 18 40.19 52.87 16 36.31 58.56
0.15 17 43.59 48.47 14 33.88 68.43 13 30.10 73.39
0.20 13 38.66 56.63 10 29.58 83.40 10 24.54 76.77
Dataset 3
0.05 23 97.64 0.19 17 97.13 67.89 15 92.82 69.86
0.10 12 96.43 36.81 9 87.11 78.86 9 82.07 79.72
0.15 9 92.25 75.24 8 71.60 81.34 7 69.62 80.28
0.20 7 80.76 82.93 6 67.00 84.36 6 58.09 85.35
Dataset 4
0.05 41 97.99 0 31 97.12 0 27 96.66 0.06
0.10 19 96.82 0.18 15 94.79 1.40 13 90.38 9.11
0.15 14 93.09 12.35 11 83.67 38.45 10 77.88 43.95
0.20 12 84.60 25.22 10 73.02 49.79 9 64.74 60.06
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.14: Optimal threshold setting (using MAD) with local calibration for bandlimited
signals preprocessed by the absolute value operator.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 14 86.26 5.09 10 62.42 34.01 8 61.46 34.39
0.10 9 71.87 22.04 7 60.93 35.04 5 56.65 39.82
0.15 6 66.20 29.65 5 62.04 34.03 4 54.68 47.35
0.20 5 67.11 28.25 4 59.57 46.62 3 46.18 79.00
Dataset 2
0.05 17 75.40 18.76 15 64.68 32.49 13 63.83 32.99
0.10 10 66.96 26.65 9 63.24 32.30 8 52.95 36.38
0.15 7 62.28 28.66 6 58.61 36.83 6 50.28 41.35
0.20 5 59.57 34.72 5 53.15 37.73 4 45.69 59.60
Dataset 3
0.05 14 95.30 0.74 12 91.67 3.59 9 61.69 35.13
0.10 9 94.10 1.23 8 84.58 6.89 6 63.10 32.22
0.15 6 86.50 9.00 6 74.25 11.01 5 56.72 30.62
0.20 5 81.98 12.97 4 66.99 44.57 4 51.52 51.35
Dataset 4
0.05 16 98.29 0 15 98.16 0 13 97.93 0
0.10 9 97.22 0 8 97.00 0.15 7 96.56 0.42
0.15 6 94.24 0.99 6 91.57 0.90 5 90.11 5.88
0.20 5 95.95 6.09 4 82.73 32.16 4 79.60 31.59
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 7 51.73 39.32 4 30.56 66.79 4 26.15 68.76
0.10 5 45.80 45.35 3 29.96 76.17 3 20.53 81.17
0.15 4 42.59 53.44 3 23.83 83.18 2 23.22 93.03
0.20 3 38.90 80.68 2 24.13 93.75 2 20.98 93.97
Dataset 2
0.05 12 61.03 34.87 10 47.34 45.15 9 41.81 49.96
0.10 7 52.05 43.89 6 40.10 52.89 5 36.09 58.84
0.15 5 44.11 51.22 4 32.51 66.52 4 29.04 67.31
0.20 4 38.09 63.28 3 25.97 85.77 3 23.92 85.40
Dataset 3
0.05 8 52.78 41.44 6 14.87 79.70 5 6.47 91.70
0.10 5 42.77 52.85 4 14.98 81.41 3 11.89 91.45
0.15 4 37.76 61.87 3 17.39 89.75 2 15.47 95.70
0.20 3 35.63 84.78 2 20.00 95.18 2 18.75 95.06
Dataset 4
0.05 12 98.08 0 9 96.72 0.31 8 96.09 0.44
0.10 7 95.67 0.34 5 89.53 6.97 5 84.29 5.38
0.15 5 86.18 5.38 4 74.51 25.24 4 63.95 24.75
0.20 4 74.64 30.62 3 58.63 69.16 3 52.83 68.74
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.15: Optimal threshold setting (using average) with local calibration for bandlimited
signals preprocessed by the absolute value operator.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 13 82.72 1.81 9 62.40 34.04 7 61.58 34.33
0.10 8 71.89 16.87 5 60.72 35.68 5 55.76 37.77
0.15 5 66.20 29.78 4 61.16 35.79 3 50.78 59.48
0.20 4 66.78 31.59 4 57.12 35.23 3 50.65 63.02
Dataset 2
0.05 15 75.02 13.30 13 64.37 32.48 11 63.86 33.07
0.10 8 66.66 28.93 7 63.21 33.56 7 58.53 35.86
0.15 6 61.80 27.91 5 58.30 37.26 5 50.66 44.16
0.20 4 59.03 38.45 4 53.99 41.13 4 44.16 46.70
Dataset 3
0.05 13 95.48 0.47 11 91.09 1.89 8 61.89 34.81
0.10 7 92.21 4.08 7 82.01 5.51 5 62.19 33.47
0.15 5 85.84 9.94 5 75.56 12.29 4 57.80 35.54
0.20 4 80.31 18.86 4 68.41 21.02 3 50.65 67.31
Dataset 4
0.05 14 98.04 0 13 98.16 0 12 97.86 0
0.10 7 97.20 0.06 7 97.14 0.06 6 96.71 0.33
0.15 5 94.31 1.23 5 92.08 1.17 4 88.47 10.00
0.20 4 87.13 9.84 4 83.64 9.68 4 75.98 10.01
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 6 55.17 38.73 4 32.71 63.26 3 28.43 68.81
0.10 4 48.35 45.21 3 25.86 69.21 2 24.67 87.72
0.15 3 45.09 61.84 2 27.56 89.84 2 21.85 90.99
0.20 3 34.47 70.58 2 24.35 91.72 2 19.11 92.75
Dataset 2
0.05 10 61.25 35.26 8 46.18 49.79 8 41.65 47.68
0.10 6 52.95 42.56 5 39.97 53.28 4 35.71 60.20
0.15 4 43.31 53.65 4 31.99 58.37 3 28.42 74.61
0.20 3 36.29 74.26 3 26.95 76.43 3 22.92 77.32
Dataset 3
0.05 7 52.34 41.41 5 15.06 80.99 4 6.56 92.30
0.10 4 40.57 56.60 3 16.48 84.29 2 9.98 95.98
0.15 3 36.24 73.45 2 18.00 94.17 2 16.10 94.20
0.20 3 36.02 73.45 2 21.41 93.51 2 17.49 94.04
Dataset 4
0.05 10 97.75 0 8 96.78 0.22 7 95.88 0.44
0.10 6 95.16 0.22 5 87.15 1.10 4 84.96 8.60
0.15 4 85.95 9.55 3 69.98 44.83 3 66.32 43.51
0.20 3 72.66 49.52 3 58.77 49.31 3 48.60 50.81
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.16: Optimal threshold setting (using average) with local calibration for bandlimited
signals preprocessed by the voltage squarer operator.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 34 86.32 5.15 17 62.50 33.97 11 61.70 34.28
0.10 23 72.45 19.29 12 61.24 35.16 8 58.39 37.63
0.15 14 67.18 27.41 9 62.06 33.8 6 54.87 45.39
0.20 10 67.08 28.01 7 59.64 42.96 5 50.62 63.50
Dataset 2
0.05 49 75.51 16.27 36 64.43 32.54 30 63.90
0.10 28 67.02 26.43 22 63.73 32.44 18 59.34 36.54
0.15 16 63.57 30.40 14 58.95 35.44 11 51.27 44.07
0.20 10 59.94 34.91 9 54.10 41.39 8 45.94 50.52
Dataset 3
0.05 44 95.81 0.56 34 91.99 2.33 22 62.64 33.56
0.10 25 94.19 1.71 21 85.05 7.67 14 63.57 29.85
0.15 16 87.70 5.75 14 76.65 14.03 9 57.57 36.80
0.20 10 81.59 15.45 9 70.55 24.54 6 51.81 61.50
Dataset 4
0.05 48 98.35 0 44 98.20 0 36 98.11 0
0.10 24 97.31 0 21 97.20 0.09 18 96.93 0.18
0.15 13 94.31 1.39 12 92.89 2.02 10 90.04 5.24
0.20 9 87.26 10.91 8 84.69 18.24 7 80.20 27.73
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 8 55.83 39.13 4 32.10 63.20 2 28.31 69.51
0.10 6 49.43 45.48 3 28.73 72.78 2 23.91 84.94
0.15 5 44.94 57.67 2 27.22 90.23 2 22.39 91.15
0.20 4 38.21 78.09 2 24.55 92.59 2 20.34 93.22
Dataset 2
0.05 24 61.21 35.46 20 47.46 44.03 16 42.11 50.84
0.10 16 53.34 41.37 12 40.18 51.87 10 36.75 55.18
0.15 10 44.33 49.73 7 32.97 62.90 6 28.84 68.89
0.20 7 38.01 60.79 5 26.80 78.48 4 24.20 84.45
Dataset 3
0.05 16 53.78 41.51 9 15.14 81.18 6 6.62 92.20
0.10 11 43.08 47.87 5 16.36 83.88 3 11.87 92.95
0.15 7 37.77 60.66 3 18.31 92.42 2 15.74 95.15
0.20 5 35.86 7.81 2 21.09 94.59 2 19.07 94.57
Dataset 4
0.05 31 97.99 0 21 96.78 0.25 17 96.12 0.47
0.10 14 96.09 0.84 10 90.94 4.48 9 85.03 6.61
0.15 10 82.63 5.14 7 74.62 21.61 6 66.17 34.37
0.20 6 74.36 40.69 5 60.20 55.01 4 52.86 68.56
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.17: Optimal threshold setting (using RMS) with local calibration for bandlimited
signals preprocessed by the voltage squarer operator.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 7 85.64 7.82 4 62.34 34.06 2 60.06 35.09
0.10 6 71.88 22.05 3 61.19 34.06 2 56.59 39.89
0.15 5 67.24 27.52 3 61.36 35.50 2 53.80 51.02
0.20 4 66.90 31.21 3 59.66 46.09 2 49.58 72.02
Dataset 2
0.05 8 74.22 21.24 6 64.58 32.63 5 63.84 33.16
0.10 7 67.18 25.55 5 63.25 33.42 5 59.04 36.11
0.15 5 63.24 32.22 5 58.63 35.23 4 51.30 44.00
0.20 4 59.08 38.39 4 54.13 42.04 3 45.34 60.69
Dataset 3
0.05 9 95.75 0.53 7 91.23 4.17 5 61.89 34.85
0.10 7 93.99 2.19 7 84.25 7.32 5 63.69 31.11
0.15 6 87.16 7.57 6 76.24 13.57 5 56.65 32.84
0.20 5 81.05 16.77 5 70.52 24.64 4 51.50 54.34
Dataset 4
0.05 8 98.29 0 8 98.04 0 7 98.10 0
0.10 6 97.37 0 6 97.01 0.03 5 96.85 0.18
0.15 5 93.98 0.78 4 92.62 3.64 4 90.18 5.03
0.20 4 87.29 12.99 4 84.74 15.24 4 80.02 18.66
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 2 50.93 39.55 1 29.23 62.50 1 12.25 77.82
0.10 2 46.31 45.34 1 26.56 69.38 1 15.54 78.72
0.15 2 44.03 56.22 1 27.12 86.27 1 19.53 89.15
0.20 2 37.64 76.47 1 24.22 92.41 1 19.98 93.22
Dataset 2
0.05 5 60.68 34.64 4 47.58 44.30 4 40.88 46.89
0.10 4 52.40 43.24 4 39.78 50.16 3 36.73 56.21
0.15 4 43.64 48.97 3 33.09 62.19 3 29.12 65.00
0.20 3 37.87 66.05 3 26.25 74.24 2 23.80 86.41
Dataset 3
0.05 4 52.93 43.20 2 12.71 85.94 2 5.65 92.20
0.10 4 42.68 51.57 2 16.35 85.09 1 10.79 95.36
0.15 4 37.19 57.74 2 18.08 90.64 1 15.42 95.65
0.20 3 35.95 79.29 2 20.88 91.94 1 18.67 95.36
Dataset 4
0.05 6 97.90 0 5 96.78 0.22 4 95.50 0.82
0.10 5 95.67 0.34 4 90.62 3.24 4 84.00 4.96
0.15 4 86.37 7.14 3 73.03 34.28 3 66.22 40.67
0.20 3 73.65 45.32 3 60.05 54.65 3 52.61 58.73
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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B.2 Globally Calibrated Spike Detection
Table B.18: Optimal threshold setting method with global calibration for raw signals.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 36 0.57 96.86 5.75 65.05 0 12.25 69.67 0
0.10 34 2.76 86.55 4 77.40 0 5.75 82.87 0
0.15 33.25 4.98 75.32 3 82.88 0.67 3.75 82.35 0.57
0.20 32.75 6.87 63.44 2.25 85.61 27.14 2.5 85.55 26.90
Dataset 2
0.05 36 57.21 39.75 5.75 64.42 32.62 12.25 64.33 32.71
0.10 34 52.18 45.05 4 61.55 35.38 5.75 62.40 34.58
0.15 33.25 48.12 53.00 3 53.96 44.18 3.75 56.91 40.49
0.20 32.75 47.49 67.11 2.25 48.84 63.21 2.5 50.88 59.02
Dataset 3
0.05 36 0 0 5.75 96.68 0 12.25 97.88 0
0.10 34 0.09 0 4 97.73 0 5.75 98.02 0
0.15 33.25 0.46 1.72 3 97.30 1.72 3.75 96.74 0.39
0.20 32.75 1.52 32.59 2.25 96.81 32.59 2.5 96.48 23.79
Dataset 4
0.05 36 89.25 7.55 5.75 96.90 0 12.25 97.04 0
0.10 34 85.35 68.68 4 96.68 0 5.75 97.21 0
0.15 33.25 74.58 82.95 3 95.94 2.07 3.75 95.96 0.49
0.20 32.75 62.89 86.52 2.25 94.67 32.58 2.5 94.90 24.52
Average 33.40 50.47 82.03 17.01 83.08 15.22
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.19: Optimal threshold setting method with global calibration for signals prepro-
cessed by the NEO.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 28.75 81.80 0 5.75 65.52 0 32.5 65.53 0
0.10 26.25 79.17 0 4.5 66.33 0 24.5 65.39 0
0.15 21 81.97 0 4.25 72.06 0 20.5 71.40 0
0.20 15.75 84.48 0.03 3.75 78.03 0.04 13.5 82.39 0.04
Dataset 2
0.05 28.75 96.07 0 5.75 94.18 0 32.5 95.71 0
0.10 26.25 95.49 0 4.5 95.49 0 24.5 95.43 0
0.15 21 96.22 0 4.25 95.68 0 20.5 94.91 0
0.20 15.75 94.61 0.36 3.75 94.21 0.30 13.5 94.21 0.30
Dataset 3
0.05 28.75 95.92 0 5.75 96.27 0 32.5 96.33 0
0.10 26.25 96.72 0 4.5 96.81 0 24.5 96.92 0
0.15 21 96.11 0 4.25 96.31 0 20.5 96.31 0
0.20 15.75 96.77 0 3.75 96.95 0 13.5 96.83 0
Dataset 4
0.05 28.75 89.14 7.14 5.75 96.37 0.03 32.5 96.37 0.03
0.10 26.25 94.55 2.31 4.5 94.89 1.98 24.5 96.78 0.15
0.15 21 92.82 3.47 4.25 90.32 5.85 20.5 95.68 0.58
0.20 15.75 90.40 5.29 3.75 85.55 10.75 13.5 91.18 4.18
Average 91.39 1.16 88.44 1.18 89.46 0.33
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
Table B.20: Optimal threshold setting method with global calibration for signals prepro-
cessed by the ENEO (k=2).
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 39.5 72.53 0 6.5 65.37 0 34.5 65.40 0
0.10 32.75 78.21 0 5.25 78.98 0 25 75.44 0
0.15 22.5 85.62 0 4.5 85.86 0 18.25 68.35 0
0.20 15.5 88.76 0.62 4.25 85.75 0.20 12.75 88.49 0.56
Dataset 2
0.05 39.5 96.08 0 6.5 94.65 0 34.5 96.42 0
0.10 32.75 95.72 0 5.25 95.72 0 25 95.72 0
0.15 22.5 95.99 0.06 4.5 96.02 0.12 18.25 82.26 0
0.20 15.5 94.10 0.72 4.25 93.90 0.69 12.75 94.10 0.72
Dataset 3
0.05 39.5 96.12 0 6.5 96.36 0 34.5 96.45 0
0.10 32.75 96.81 0 5.25 96.81 0 25 96.84 0
0.15 22.5 96.08 0 4.5 96.11 0 18.25 94.19 0
0.20 15.5 96.99 0 4.25 96.66 0 12.75 96.99 0
Dataset 4
0.05 39.5 96.02 0.19 6.5 96.55 0.03 34.5 96.55 0.03
0.10 32.75 96.72 0.27 5.25 95.62 1.17 25 96.60 0.36
0.15 22.5 92.91 3.18 4.5 87.52 8.58 18.25 87.25 0.03
0.20 15.5 88.48 6.95 4.25 85.59 10.32 12.75 88.48 6.92
Average 91.69 0.75 90.47 1.32 88.72 0.73
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.21: Optimal threshold setting method with global calibration for signals prepro-
cessed by the exponent operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 1 58.69 77.96 20.75 64.02 0 49.75 69.24 0
0.10 1 51.88 81.57 16.75 70.87 0 24.75 81.79 0
0.15 1 47.03 83.99 13.75 75.88 0.19 16.5 81.75 0.43
0.20 1 43.61 85.22 12.5 84.81 24.54 13.75 86.53 31.02
Dataset 2
0.05 1 3.61 99.12 20.75 73.96 11.44 49.75 73.57 22.59
0.10 1 5.97 98.24 16.75 64.82 32.20 24.75 61.80 35.11
0.15 1 6.77 97.94 13.75 44.10 60.02 16.5 38.59 72.20
0.20 1 8.08 97.38 12.5 34.46 88.13 13.75 32.50 89.72
Dataset 3
0.05 1 85.63 66.86 20.75 97.03 0 49.75 97.73 0
0.10 1 73.86 74.06 16.75 97.41 0.12 24.75 97.96 0
0.15 1 63.28 78.61 13.75 96.77 0.39 16.5 94.59 0.09
0.20 1 56.76 81.30 12.5 89.38 3.55 13.75 81.74 1.05
Dataset 4
0.05 1 41.96 89.08 20.75 96.84 0 49.75 97.13 0
0.10 1 40.89 87.88 16.75 97.09 0 24.75 97.35 0
0.15 1 34.20 89.42 13.75 95.89 4.23 16.5 95.86 3.46
0.20 1 30.61 90.14 12.5 94.75 23.18 13.75 94.98 18.43
Average 40.86 86.18 79.88 15.50 80.19 17.13
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
Table B.22: Optimal threshold setting method with global calibration for signals prepro-
cessed by the absolute value operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 13.75 62.51 0.69 7.75 17.24 1.16 15.5 54.60 0.58
0.10 7.75 73.41 19.91 6.5 70.06 12.13 9.25 73.46 19.07
0.15 5.25 67.52 27.96 5.5 67.42 24.81 6.25 67.48 27.92
0.20 4 67.07 31.50 5 66.07 25.62 5 67.89 27.99
Dataset 2
0.05 13.75 69.28 27.80 7.75 75.08 20.15 15.5 66.32 31.01
0.10 7.75 66.56 29.81 6.50 66.81 28.92 9.25 66.30 30.15
0.15 5.25 62.98 33.25 5.5 63.55 31.69 6.25 62.98 33.27
0.20 4 59.29 38.35 5 59.97 32.24 5 59.80 34.59
Dataset 3
0.05 13.75 94.01 0.13 7.75 95.85 0.56 15.5 94.77 0.22
0.10 7.75 94.01 1.05 6.5 93.62 2.72 9.25 93.36 1.02
0.15 5.25 87.66 7.36 5.5 86.71 9.09 6.25 87.74 6.87
0.20 4 80.61 18.77 5 82.74 13.61 5 82.65 12.87
Dataset 4
0.05 13.75 98.32 0 7.75 97.99 0 15.5 98.17 0
0.10 7.75 97.16 0 6.5 97.37 0 9.25 97.10 0
0.15 5.25 93.68 0.60 5.5 93.77 0.66 6.25 93.56 0.50
0.20 4 87.28 9.85 5 85.40 5.04 5 86.12 6.08
Average 78.83 15.44 76.48 12.99 78.27 14.51
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.23: Optimal threshold setting method with global calibration for signals prepro-
cessed by the negation operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
dataset 1
0.05 20.5 33.59 64.39 2 43.33 54.19 4.75 38.96 58.76
0.10 19 34.63 81.10 2 51.57 46.48 2.5 42.54 61.98
0.15 20 32.39 91.50 1.75 48.19 67.39 2 45.43 74.16
0.20 20.25 30.41 93.48 1.5 42.62 84.19 1.5 40.35 87.67
dataset 2
0.05 20.5 0.09 0 2 61.99 15.70 4.75 59.49 8.99
0.10 19 0.28 9.09 2 52.25 23.91 2.5 56.31 35.14
0.15 20 1.12 37.70 1.75 49.03 67.02 2 49.61 67.88
0.20 20.25 2.42 62.39 1.5 50.48 81.68 1.5 53.05 83.13
dataset 3
0.05 20.5 15.39 83.30 2 3.43 96.29 4.75 12.68 86.28
0.10 19 16.48 85.68 2 20.19 80.13 2.5 18.17 83.08
0.15 20 16.53 93.06 1.75 21.06 88.18 2 21.63 87.04
0.20 20.25 16.96 95.57 1.5 21.07 93.09 1.5 20.16 93.78
dataset 4
0.05 20.5 0.12 69.23 2 1.75 96.98 4.75 1.25 96.99
0.10 19 1.21 95.04 2 2.46 95.67 2.5 3.5 95.38
0.15 20 3.15 94.75 1.75 7.53 94.87 2 7.18 94.73
0.20 20.25 5.71 93.84 1.5 12.81 95.38 1.5 13.90 95.43
Average 13.17 71.88 30.61 73.82 30.26 75.65
S = Sensitivity (%), F=FDR(%), †noise level relative to a normalised signal (i.e. noise=1/SNR)
Table B.24: Optimal threshold setting method with global calibration for signals prepro-
cessed by the voltage squarer operator.
Dataset Noise† Threshold Setting Method
Average RMS MAD
c S F c S F c S F
Dataset 1
0.05 44.5 33.48 0.68 8 81.47 1.01 30.5 29.58 0.87
0.10 25.5 71.38 13.82 6.5 73.75 17.55 19.25 70.61 12.58
0.15 14.75 67.77 26.01 5.5 67.56 25.09 11.5 67.79 25.67
0.20 10 67.94 27.74 4.25 67.44 29.41 7.75 67.94 27.74
Dataset 2
0.05 44.5 72.60 24.03 8 74.64 20.90 30.5 72.06 24.68
0.10 25.5 66.89 28.84 6.5 67.15 27.67 19.25 66.86 28.87
0.15 14.75 63.59 31.91 5.5 63.73 30.27 11.5 63.59 31.82
0.20 10 59.77 34.78 4.25 59.40 36.47 7.75 59.74 35.02
Dataset 3
0.05 44.5 95.88 0.53 8 95.31 0.74 30.5 95.85 0.53
0.10 25.5 94.45 1.49 6.5 92.93 3.36 19.25 94.42 1.52
0.15 14.75 87.54 7.57 5.5 86.25 9.49 11.5 87.60 7.42
0.20 10 81.98 15.27 4.25 78.24 26.02 7.75 81.90 15.59
Dataset 4
0.05 44.5 97.99 0 8 98.23 0 30.5 97.81 0
0.10 25.5 97.19 0 6.5 97.19 0 19.25 97.17 0
0.15 14.75 93.56 0.50 5.5 93.02 0.38 11.5 93.53 0.50
0.20 10 86.36 6.79 4.25 87.42 10.05 7.75 86.51 7.04
Average 77.40 13.75 80.26 14.90 77.06 13.74
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.25: Optimal threshold setting with global calibration (using MAD) for bandlimited
raw signals .
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 12 70.70 0 10.25 74.64 0 8.75 64.59 0
0.10 5.75 82.35 0 4.75 86.21 0.03 4 79.72 0.50
0.15 3.75 81.97 0.57 2.75 87.26 15.37 2.75 71.84 17.29
0.20 2.5 85.14 26.90 2.25 80.56 41.32 1.75 73.61 66.79
Dataset 2
0.05 12 64.24 32.68 10.25 63.10 33.67 8.75 51.63 45.70
0.10 5.75 62.40 34.58 4.75 53.64 43.60 4 41.41 56.27
0.15 3.75 56.85 40.49 2.75 43.56 60.06 2.75 41.28 61.49
0.20 2.5 50.85 59.01 2.25 45.14 68.93 1.75 35.53 84.29
Dataset 3
0.05 12 97.82 0 10.25 97.60 0 8.75 89.32 0
0.10 5.75 97.96 0 4.75 97.66 0.03 4 91.93 0.13
0.15 3.75 96.51 0.39 2.75 96.48 12.10 2.75 83.41 13.27
0.20 2.5 96.03 23.81 2.35 92.94 37.47 1.75 85.59 62.37
Dataset 4
0.05 12 96.90 0 10.25 96.51 0 8.75 96.16 0
0.10 5.75 97.21 0 4.75 96.75 0.03 4 96.26 0.54
0.15 3.75 95.99 0.49 2.75 94.80 13.71 2.75 94.30 13.17
0.20 2.5 94.78 24.50 2.25 93.42 37.28 1.75 87.53 62.20
2 kHz 1 kHz 75 Hz
c S F c S F c S F
Dataset 1
0.05 7.5 43.20 0 4.5 38.03 1.43 3.75 36.05 1.81
0.10 3.25 69.76 5.35 2.25 47.72 43.08 2.25 39.74 42.38
0.15 2 66.52 55.28 1.75 45.76 69.10 1.5 43.63 75.38
0.20 1.75 59.22 69.50 1.5 44.55 78.01 1.5 38.63 78.12
Dataset 2
0.05 7.5 37.03 61.03 4.5 31.69 66.31 3.75 28.58 69.51
0.10 3.25 34.66 63.88 2.25 27.83 76.72 2.25 27.01 76.42
0.15 2 32.23 81.10 1.75 28.13 85.02 1.5 23.43 89.13
0.20 1.75 33.86 84.08 1.5 27.70 87.92 1.5 25.91 87.91
Dataset 3
0.05 7.5 62.18 0 4.5 25.55 0 3.75 10.65 0.56
0.10 3.25 80.10 2.11 2.25 37.87 41.63 2.25 15.02 60.75
0.15 2 79.24 49.07 1.75 33.47 74.02 1.5 26.99 82.54
0.20 1.75 65.29 66.71 1.5 33.07 82.28 1.5 21.14 86.37
Dataset 4
0.05 7.5 95.63 0 4.5 88.55 6.51 3.75 81.47 13.75
0.10 3.25 94.67 3.17 2.25 83.37 32.04 2.25 83.32 29.81
0.15 2 87.62 48.42 1.75 80.72 56.88 1.5 73.17 66.49
0.20 1.75 85.51 60.75 1.5 73.29 68.84 1.5 66.47 68.57
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.26: Optimal threshold setting (using average) with global calibration for bandlim-
ited signals preprocessed by the NEO.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 45.75 65.56 0 47.25 65.34 0 45 65.28 0
0.10 31.75 67.12 0 31.5 71.21 0 28.25 85.15 0
0.15 22.75 77.91 0 21 83.94 0 19.25 87.99 0.20
0.20 15.75 84.62 0.03 14.75 86.78 0.33 13.5 88.17 2.19
Dataset 2
0.05 45.75 96.45 0 47.25 96.39 0 45 96.31 0
0.10 31.75 95.49 0 31.5 95.63 0 28.25 95.38 0.09
0.15 22.75 95.89 0 21 95.90 0 19.25 94.81 0.83
0.20 15.75 94.55 0.33 14.75 94.04 0.69 13.5 91.71 2.48
Dataset 3
0.05 45.75 96.24 0 47.25 96.30 0 45 96.33 0
0.10 31.75 96.87 0 31.5 96.87 0 28.25 96.58 0
0.15 22.75 96.14 0 21 95.96 0 19.25 95.97 0
0.20 15.75 96.77 0 14.75 96.60 0 13.5 96.39 0
Dataset 4
0.05 45.75 96.37 0.03 47.25 96.52 0.03 45.5 96.46 0.09
0.10 31.75 96.78 0.15 31.5 96.51 0.42 28.25 94.07 2.94
0.15 22.75 94.54 1.74 21 90.98 5.04 19.25 87.23 8.54
0.20 15.75 90.34 5.35 14.75 87.20 8.14 13.5 82.71 11.68
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 41 69.75 0 29.75 33.93 38.75 27 7.06 82.04
0.10 25 92.57 0.19 20 44.79 38.65 17.75 25.19 56.65
0.15 18 87.82 2.86 13.75 53.46 33.90 11.5 42.94 42.01
0.20 13 83.42 7.06 9 56.74 34.24 8.25 46.21 41.32
Dataset 2
0.05 41 95.87 0.06 29.75 69.01 27.75 27 64.33 32.65
0.10 25 92.85 2.54 20 69.32 26.99 17.75 64.10 32.23
0.15 18 90.11 5.23 13.75 68.11 27.45 11.5 60.18 35.61
0.20 13 85.29 7.24 9 63.57 31.30 8.25 56.07 39.15
Dataset 3
0.05 41 96.21 0 29.75 93.08 0.54 27 81.06 7.62
0.10 25 95.78 0 20 86.08 1.63 17.75 74.06 10.31
0.15 18 94.09 0 13.75 80.97 4.40 11.5 69.25 15.18
0.20 13 94.38 0.25 9 78.23 12.43 8.25 65.38 24.78
Dataset 4
0.05 41 96.42 0.22 29.75 90.25 6.54 27 88.59 8.29
0.10 25 88.71 8.47 20 82.94 13.98 17.75 80.86 15.51
0.15 18 83.73 11.03 13.75 75.55 16.97 11.5 71.28 21.42
0.20 13 78.21 12.93 9 67.88 24.28 8.25 64.09 27.58
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.27: Optimal threshold setting (using average) with global calibration for bandlim-
ited signals preprocessed by the ENEO (k=2).
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 51.25 65.40 0 47.25 65.29 0 44 65.46 0
0.10 33 77.45 0 30 85.07 0 27 91.13 0
0.15 22.5 85.62 0 21 87.55 0.10 18.75 89.46 1.06
0.20 15.5 88.76 0.59 14 89.47 1.66 13.5 86.72 4.08
Dataset 2
0.05 51.25 96.45 0 47.25 96.28 0 44 95.99 0
0.10 33 95.77 0 30 95.46 0.03 27 94.95 0.48
0.15 22.5 95.96 0.06 21 95.55 0.28 18.75 93.23 2.25
0.20 15.5 94.01 0.72 14 93.16 1.45 13.75 89.27 4.19
Dataset 3
0.05 51.25 96.45 0 47.25 96.42 0 44 96.20 0
0.10 33 96.81 0 30 96.43 0 27 96.06 0
0.15 22.5 96.08 0 21 95.88 0 18.75 94.92 0
0.20 15.5 96.66 0 14 96.48 0 13.5 95.53 0.09
Dataset 4
0.05 51.25 96.72 0 47.25 96.55 44 96.60 0.16
0.10 33 96.80 0.21 30 95.65 0.06 27 92.21 4.83
0.15 22.5 92.91 3.18 21 90.01 5.85 18.75 85.92 9.65
0.20 15.5 88.42 6.96 14 84.64 10.34 13.5 81.16 11.45
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 38.25 68.95 0.08 28.25 16.58 64.87 25.5 4.22 88.46
0.10 25 88.15 1.12 18.75 33.26 48.59 16 22.84 59.38
0.15 18 82.26 5.75 12.25 48.66 38.32 10.5 40.35 43.67
0.20 12 77.88 13.30 8.75 50.46 37.96 7.5 43.32 44.85
Dataset 2
0.05 38.25 95.46 0.40 28.25 65.10 31.82 25.5 63.99 32.93
0.10 25 90.34 5.18 18.75 65.94 30.49 16 61.85 34.47
0.15 18 86.79 7.98 12.25 63.32 32.61 10.5 56.05 39.94
0.20 12 80.94 11.86 8.75 59.48 35.23 7.5 51.34 45.65
Dataset 3
0.05 38.25 95.05 0 28.25 89.78 1.40 25.5 68.65 19.44
0.10 25 93.16 0 18.75 80.94 4.95 16 66.71 19.21
0.15 18 90.64 0 12.25 75.96 9.62 10.5 62.24 22.63
0.20 12 91.32 0.74 8.75 71.73 16.92 7.5 59.96 34.97
Dataset 4
0.05 28.25 95.97 0.65 28.25 88.07 8.80 25.5 85.56 11.32
0.10 25 89.20 7.82 18.75 80.55 16.25 16 76.24 20.53
0.15 18 82.18 10.80 12.25 72.04 21.38 10.5 68.61 24.55
0.20 12 75.45 15.65 8.75 66.14 25.44 7.5 61.46 33.19
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.28: Optimal threshold setting (using MAD) with global calibration for bandlimited
signals preprocessed by the exponent operator.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 49 70.58 0 43.75 74.82 0 38.25 80.27 0
0.10 24.75 79.73 0 22.25 77.99 0 19.25 81.55 0.77
0.15 16.5 80.45 0.36 15.25 77.09 1.69 14 64.00 7.27
0.20 13.75 85.47 27.89 12.5 80.19 39.23 11.25 67.62 52.74
Dataset 2
0.05 49 69.72 27.15 43.75 64.27 32.73 38.25 48.25 49.24
0.10 24.75 61.80 35.11 22.5 48.26 49.02 19.25 32.99 67.79
0.15 16.5 38.85 71.50 15.25 27.88 90.93 14 15.78 96.53
0.20 13.75 33.46 88.99 12.5 24.49 94.07 11.25 15.04 96.58
Dataset 3
0.05 49 97.70 0 43.75 96.53 0 38.25 42.52 0
0.10 24.75 97.99 0 22.25 93.23 0 19.25 53.86 0
0.15 16.5 93.45 0.03 15.25 70.81 0.04 14 28.86 0.20
0.20 13.75 79.24 0.97 12.5 64.47 3.45 11.25 36.97 8.55
Dataset 4
0.05 49 96.90 0 43.75 96.13 0 38.25 95.36 0.03
0.10 24.75 97.32 0 22.25 96.83 0 19.25 95.60 1.67
0.15 16.5 95.83 3.23 15.25 93.96 23.20 14 89.64 48.09
0.20 13.75 94.80 17.47 12.5 91.50 51.55 11.25 80.19 75.84
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 33.75 74.63 0.23 26.75 45.76 6.96 23.75 43.43 24.86
0.10 17 75.09 11.36 13.75 56.72 69.99 12.5 53.08 78.63
0.15 13 56.75 30.83 10.75 51.35 68.48 9.75 51.23 82.87
0.20 10.5 55.74 62.42 8.5 50.84 82.51 8.25 47.19 83.79
Dataset 2
0.05 33.75 33.21 64.93 26.75 2.64 99.02 23.75 0 100
0.10 17 26.25 86.31 13.75 6.62 98.30 12.5 3.75 98.99
0.15 13 7.54 98.08 10.75 0.64 99.57 9.75 0.21 99.78
0.20 10.5 16.17 96.26 8.5 11.23 97.15 8.25 14.70 95.98
Dataset 3
0.05 33.75 1.34 0 26.75 0.06 0 23.75 0 0
0.10 17 11.35 0 13.75 3.35 5.74 12.5 3.63 39.32
0.15 13 12.17 1.18 10.75 5.96 50.24 9.75 8.58 77.19
0.20 10.5 14.34 18.07 8.5 8.75 75.04 8.25 6.84 84.34
Dataset 4
0.05 33.75 92.00 3.08 26.75 86.26 8.82 23.75 85.97 9.11
0.10 17 92.38 10.47 13.75 88.66 16.41 12.5 86.00 22.32
0.15 13 86.61 51.73 10.75 82.57 48.73 9.75 76.74 53.46
0.20 10.5 73.79 79.20 8.5 50.60 87.43 8.25 61.92 79.15
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.29: Optimal threshold setting (using average) with global calibration for bandlim-
ited signals preprocessed by the absolute value.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 13.75 58.13 0.74 11.5 44.00 34.98 9.5 29.44 52.44
0.10 7.5 71.33 23.26 6.5 56.62 35.91 5.75 40.44 45.12
0.15 5.25 67.22 28.05 4.75 58.82 33.53 4 50.63 40.71
0.20 4 66.78 31.59 4 57.12 35.23 3.5 43.94 51.38
Dataset 2
0.05 13.75 68.98 28.04 11.5 64.28 32.76 9.5 59.95 37.06
0.10 7.5 65.67 31.15 6.5 61.57 35.29 5.75 54.28 42.78
0.15 5.25 62.80 33.35 4.75 57.21 39.44 4 47.45 51.25
0.20 4 59.03 38.45 4 53.99 41.13 3.5 45.87 56.59
Dataset 3
0.05 13.75 92.72 0.13 11.5 87.31 1.28 9.5 56.11 25.77
0.10 7.5 94.25 1.53 6.5 84.74 9.33 5.75 60.98 25.56
0.15 5.25 87.16 7.43 4.75 77.02 15.06 4 57.80 35.54
0.20 4 80.31 18.86 4 68.41 21.92 3.5 50.65 47.74
Dataset 4
0.05 13.75 98.32 0 11.5 97.16 0 9.5 96.33 0.12
0.10 7.5 97.28 0 6.5 97.00 0.18 5.75 96.31 0.57
0.15 5.25 93.53 0.60 4.75 92.92 1.93 4 88.47 10.00
0.20 4 87.13 9.84 4 83.64 9.68 3.5 80.23 25.82
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 8.25 19.35 62.51 6.25 4.11 88.77 5.5 2.91 92.00
0.10 5 29.81 53.33 4 10.30 78.47 3 14.48 78.84
0.15 3.5 39.98 52.58 2.75 20.40 81.05 2.5 15.73 87.67
0.20 3 34.47 70.58 2.5 18.65 88.42 2.5 12.48 91.15
Dataset 2
0.05 8.25 44.38 53.38 6.25 33.75 64.40 5.5 32.93 65.17
0.10 5 44.62 52.83 4 35.83 61.77 3 25.90 75.83
0.15 3.5 39.41 62.40 2.75 27.92 81.17 2.5 24.68 85.48
0.20 3 36.29 74.26 2.5 25.68 86.61 2.5 23.89 86.12
Dataset 3
0.05 8.25 28.14 53.83 6.25 4.85 88.84 5.5 2.01 95.56
0.10 5 37.72 45.92 4 9.38 83.01 3 9.75 89.22
0.15 3.5 37.39 59.61 2.75 15.88 88.12 2.5 11.90 92.41
0.20 3 36.02 73.45 2.5 17.38 90.91 2.5 11.96 92.75
Dataset 4
0.05 8.25 95.54 0.44 6.25 93.32 2.01 5.5 91.19 4.08
0.10 5 94.11 2.61 4 86.43 10.77 3 64.25 43.07
0.15 3.5 81.58 23.52 2.75 63.70 58.39 2.5 57.69 67.81
0.20 3 72.66 49.52 2.5 57.79 70.94 2.5 52.96 70.14
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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Table B.30: Optimal threshold setting (using RMS) with global calibration for bandlimited
signals preprocessed by the voltage squarer operator.
Dataset Noise† Bandwidth
10 kHz 5 kHz 3 kHz
c S F c S F c S F
Dataset 1
0.05 8 78.96 1.22 6.25 44.20 36.48 4.75 26.42 55.06
0.10 6.5 72.30 18.10 5.25 51.43 36.33 4.25 32.39 50.55
0.15 5.25 67.04 26.57 4.5 56.27 33.88 3.75 41.78 42.78
0.20 4.25 66.95 29.63 4 57.63 35.94 3.25 43.91 51.30
Dataset 2
0.05 8 74.22 21.24 6.25 64.64 32.53 4.75 63.51 33.42
0.10 6.5 66.91 27.89 5.25 63.65 32.87 4.25 58.54 37.97
0.15 5.25 63.33 31.20 4.5 58.33 37.15 3.75 50.62 45.38
0.20 4.25 59.09 36.65 4 54.13 42.04 3.25 45.93 56.83
Dataset 3
0.05 8 95.28 0.77 6.25 85.97 10.09 4.75 61.43 35.34
0.10 6.5 92.47 3.78 5.25 78.17 18.10 4.25 59.43 37.09
0.15 5.25 84.60 11.46 4.5 72.22 24.78 3.75 54.45 46.76
0.20 4.25 77.82 26.68 4 68.42 41.02 3.25 50.71 67.68
Dataset 4
0.05 8 98.29 0 6.25 97.37 0 4.75 96.36 0.12
0.10 6.5 97.13 0 5.25 97.00 0.15 4.25 96.36 0.54
0.15 5.25 93.44 0.53 4.5 92.92 1.90 3.75 89.65 6.70
0.20 4.25 87.13 10.13 4 84.74 15.24 3.25 79.16 34.42
2 kHz 1 kHz 750 Hz
c S F c S F c S F
Dataset 1
0.05 4.25 5.60 85.23 3 1.80 94.73 2.75 1.68 95.03
0.10 3.75 15.13 68.80 2.75 3.50 90.58 2.25 2.84 92.33
0.15 3.5 22.94 58.74 2.25 10.44 80.83 2 7.86 86.62
0.20 2.75 31.33 66.70 2.25 12.91 86.70 1.75 12.45 91.09
Dataset 2
0.05 4.25 60.33 36.55 3 41.34 56.11 2.75 38.54 58.64
0.10 3.75 51.30 45.03 2.75 39.58 56.37 2.25 35.56 60.94
0.15 3.5 44.11 51.20 2.25 31.93 71.00 2 27.73 77.70
0.20 2.75 37.55 69.77 2.25 26.93 82.53 1.75 22.92 88.96
Dataset 3
0.05 4.25 53.75 41.41 3 11.62 81.53 2.75 2.81 94.47
0.10 3.75 42.65 53.29 2.75 14.64 81.23 2.25 8.94 89.26
0.15 3.5 37.61 63.81 2.25 17.19 89.93 2 12.17 95.24
0.20 2.75 35.95 82.06 2.25 19.08 91.37 1.75 16.85 93.69
Dataset 4
0.05 4.25 95.98 0.28 3 92.88 2.23 2.75 90.66 4.62
0.10 3.75 94.77 2.07 2.75 83.11 14.86 2.25 71.04 32.82
0.15 3.5 85.53 12.27 2.25 64.26 57.06 2 57.64 67.92
0.20 2.75 71.85 51.94 2.25 57.72 71.34 1.75 48.10 81.95
S = Sensitivity (%), F=FDR(%), †Noise level relative to a normalised signal (i.e. noise=1/SNR)
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C.1 Upcoming Puplications
• “Hierarchical adaptive means (HAM) clustering algorithm for unsupervised hardware-
efficient spike sorting.”
• “Training-free hardware-oriented spike detection for maximisation of spike sorting
efficiency.”
• “Micro-watt feature extraction circuit using first and second derivative extrema (FSDE)
for highly efficient spike sorting.”
